Reduced DC-link capacitor drives for more-electric aircraft applications by Khatre, Manas
Newcastle
niversity
Reduced DC-Link Capacitor Drives for
More-Electric Aircraft Applications
NEWCASTLE UNIVERSITY LIBRARY----------------------------
209 10325 9
Manas Khatre
A thesis submitted for the degree of
Doctor of Philosophy
September 2009
School of Electrical, Electronic
and Computer Engineering
BEST COpy
AVAILABLE
Some text bound close to
the spine.
ABSTRACT
As the race towards More Electric Aircraft continues in the aerospace industry, the demand is
rising for reliable yet cheap flights. The increasingly power hungry aircraft system puts even
greater pressure on designers to replicate the performance of conventional hydraulic aircraft
systems by all electrical means. At present one of the heaviest and most size dominating
components of aircraft electrical actuator drives is the de-link capacitor.
Today the most advanced passenger aircraft such as the Airbus A-380 employ Fly-by-Wire
techniques but still rely on electro-hydraulic actuators (ERA) for the critical primary control
surface actuation. Non-hydraulic alternatives using electro-mechanical actuators are the
subject of much current research for applications in primary control surface actuation but as
yet are not able to meet their critical safety standards. The research work presented here
follows previous work in the authors Research Group on secondary flight control surfaces in
which fault tolerant drive arrangements were used to meet the required reliability figures
mostly because of the lack of reliability of the de-link capacitors. This research shows that
much smaller de-link capacitors are possible by modifying the control methods. Smaller
capacitance requirements make much more reliable capacitor technology viable and hence
may allow the required mean time between failures to be met from much simpler non-fault-
tolerant conventional three phase drives.
A new drive with a switch estimation based control is proposed here with the potential to
operate at much lower de-link capacitor values. As part of the analysis a complete simulation
of a three-phase 3.6 kW permanent-magnet synchronous machine (PMSM) with a PWM
rectifier-inverter drive for a full electrically powered flap for a mid-sized aircraft like an
Airbus A-320 is presented. The effect of the size of the capacitor is examined and ground
rules to establish minimum acceptable size are derived exploiting the knowledge of the exact
switching states in the rectifier and inverter. Measurements on an experimental rig are used to
validate the simulation.
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CHAPTERl
INTRODUCTION
It is clear that there have been huge changes in air transport since the Wright brother's
first flight in 1903 (Fig. 1). However all of the major technologies of modem passenger jets
were already in use in the 1930's - gas turbine engines, stressed skin construction and flight
surfaces using sweep to approach as near as possible the speed of sound. It took another 20
years for these technologies to reach commercial aircraft but arguably since the De Havilland
Comet first flew in 1949 there has been nothing essentially new in type of transport aircraft if
the short-lived and arguably non-commercial supersonic Concord programme is not
considered. The huge increase in drag associated with supersonic flight coupled to the
difficulties associated with the opposing design goals of combining both low and high speed
flight means that most attention continues to be given to improving subsonic transports. In
this area large advances have been made in the efficiency of engines using larger and larger
fans to provide thrust and having only a small proportion of the engine intake air passing
through the turbine. In addition the thrust available from the largest engines has risen sharply
and engine efficiency has also improved and this has allowed bigger and bigger aeroplanes
and lower and lower seat per mile costs. The result is that new designs offer lower overall
costs than keeping older airframes which has thereby stimulated onward development. The
trend is clearly shown in the Boeing 737 which first flew in 1967 using low bypass ratio
engines (i.e. most air goes through the turbine). To a casual observer it appears just like the
Airbus A380 excepting that this aeroplane which first flew in 2005 is very much larger and
has a large number of less obvious differences. The 737 has been extensively modified in an
attempt to keep it competitive receiving newer more efficient high bypass ratio engines on
two occasions and having a new wing with increased span and added wingtip aerodynamic
features. The result is large numbers of first generation 737' s being retired before their fatigue
life was reached. The last three decades of technological advancements in the field of
aerospace engineering have therefore mostly concentrated on economic issues rather than
simply trying to fly faster.
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1903s Wright Brother's Flyer:
Seating: 1
Engine: 1 x 9kW
Flight time: 12 Seconds
Cost: less than US$ 1000
1960s BOEING 737-100:
Seating: 115
Electrical Power: 2 X 50kVA
Cost: US$ 50 million
2006 More Electric AIRBUS 380:
Seating: 853 (economy)
Engine 4 x 90MW
Electrical Power: 4 X 150kVA VFG (PBW)
Cost: US$ 300 million
Fig.l. Development in air transportation in last ten decades.
Whilst improving engines, bigger aeroplanes and better aerodynamics are the foreground of
development, lighter, more reliable and more controllable systems can also markedly improve
seat per mile costs. Recently a good deal of attention has been paid to the possible advantages
of using electrical systems to replace hydraulic systems for surface and undercarriage
actuation and engine-bleed-air systems for cabin pressurization/temperature control and
deicing. The A380 shows partial implementation of this trend with electro-hydraulic actuation
backing up hydraulics for aileron and elevator actuators, electric motors backing hydraulic
motors for slat movements and backup electro-hydraulic actuators for rudder and some spoiler
actuation. In other words the trend is now for a "More Electric Aircraft" (MEA) which
,increasingly replaces the conventional ways of powering and controlling the aircraft systems.
The use of electric systems has the potential to significantly reduce the complexity, weight
and cost of flying and maintaining an aircraft. The use of electrical power for aircraft
actuation is not new and has been around since well before World War II but the high power
and force density coupled with the natural fault tolerance offered by hydraulics is far from
easy to compete with and competitive electrical solutions are pushing the state of the art. The
scope of this thesis only includes the actuator drives which are required to control the high lift
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aircraft surfaces. To achieve efficient power transfer from the aircraft engine to the control
surface, a distributed electrical approach has proved a successful in recent aircraft like the
A380 where the actuator drive is placed close to the control surface. This type of drive
configuration now imposes stringent safety requirements resulting in the need for fault
tolerance and redundancy but they also demand very high reliability to force down flight
dispatch failures and their concomitant costs.
The research work presented in this thesis focuses particularly on reducing the complexity of
the actuator drive by proposing a new drive configuration which allows reduced de-link
capacitor size. Literature studies discussed in following chapters suggest that that the de-link
capacitor is one of the weakest links in terms of reliability and it is both bulky and heavy. If
its capacity can be reduced a more reliable capacitor technology can be used. In the prototype
flap drive developed in University of Newcastle Upon Tyne which forms the background to
this project, the fault tolerance in the drive was introduced with the primary aim of improving
system reliability to meet flight dispatch requirements i.e. a safety aim. In this prototype flap
drive, the power-off brakes were employed to give the failsafe feature of the flap system
rather than any redundancy in the drive. Figures for the reliability of a smaller and thereby
better technology for the de-link capacitor suggest that fault tolerance in the drive is no longer
necessary which further reduces the size and complexity of the converter.
In a more general non-aerospace context a reduced de-link capacitance makes for reduced
costs provided the extra complexity of the drive does not more than compensate.
1.1 Aims and Objectives
The main aim of this thesis is to contribute knowledge in the area of reduced de-link capacitor
size in drives for use in high reliability applications. The aims and objectives of this research
are:-
• To understand the basic actuator technology for aircraft control surface actuation.
To understand the detailed function of the various building blocks of control surface
actuator drives.
To establish the factors affecting the size of control surface actuator drives.
To study previous research work related to de-link capacitor size reduction.
•
•
•
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• Propose a new drive structure and control method to achieve reduced de-link
capacitance in the aircraft actuator drive to achieve cost and size savings.
• To create a full simulation of an existing permanent magnet machine drive using
MatLab and verify the results using experimental data.
• To study in the de-link size affecting parameters such as supply phase inductance etc.
• Design and simulate the new control method to demonstrate that de-link capacitor
reduction is possible.
1.2 Thesis Overview
The work presented in this thesis is split into three parts: background information, the
development of an adequate simulation and its experimental verification and finally the new
control structure and its simulation. The first part (Chapter 1 and Chapter 2) aims to provide a
detailed background behind this research. The study of previous research establishes the need
for a new control method for actuator drives to achieve weight and cost savings. The literature
review provides a background for the various building blocks of an actuator drive.
The second part deals with developing a drive simulation that is able. to explore the 'issues
associated with the de-link capacitance size (Chapter 3) and validating the simulation using
measured results from an existing (conventional) de-link drive (Chapter 4).
The third part deals with an investigation of the parameters affecting the de-link capacitor size
and from this a new control structure is developed (Chapter 5) exploiting the advantages of
using a fully switched rectifier converter. It is demonstrated via simulation that very low de-
link capacitor size is necessary and it is argued viable using the proposed converter structure
and control. Finally the limitations of the proposed method are examined and from this
'recommendations are made for future work and conclusions drawn (Chapter 6).
CHAPTER 2
LITERATURE REVIEW
2.1 Introduction
In the area of aircraft actuation systems, the design and particularly the drive system
are currently being intensively researched. Conventional actuation of control surfaces in
aircraft is based on a direct hydraulic link with the aircraft control system. The recent
advances in power electronics offers new systems that are replacing these hydraulic links with
electrical ones. This means it is now possible to generate signals from the cockpit that will go
directly into a computer controlled electrical drive whose output supplies the actuator that
moves the aircraft control surface. The current flight control actuation system can be
considered to involve two main technological areas: Fly-by-Wire (FBW) and Power-by-Wire
(PBW) [1].
FBW technology deals with the electronics involved in the flight control system. There is
a properly designed architecture (centralised or distributed) which is designed to meet fault
tolerance and load requirements. A distributed control architecture offers great advantages
like pilot workload reduction, alternate means of supply for the actuators and reductions in
weight.
On the other hand PBW technology deals with the load itself, which means the design and
development of actuators for flight control surfaces. PBW includes modifications and design
,of new motors and their drives that are capable of controlling the flight control surfaces with
high standards of reliability & safety. This research concentrates on the PBW technology
which includes the actuator configurations, electric motors and high precision electronic
drives.
This section of the thesis aims to provide background information about the aircraft
actuation technology and the selection of the various building blocks of a control surface
actuator drive. Further into chapter two possible alternatives to actuator drive are discussed
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and a possible drive configuration is proposed which has a smaller de-link capacitor. This
chapter also provides some analysis of previous research carried out towards reducing de-link
capacitance.
2.2 Selection of Drive for Control Surface Actuation
2.2.1 Actuators for Drive
Control surfaces in aircraft allow the pilot to control and adjust the altitude of the
aircraft, Early aircraft had fixed wings, but once in air the aircraft was uncontrollable. The
development of control surfaces in aircraft allowed controlled and stable flight. Each control
surface require separate and precise control in timely fashion, so the actuators need to be very
reliable and should be able to produce sufficient torque to move the control surfaces under all
flight conditions. The main control surfaces of a fixed wing aircraft are shown in Fig.2.1.
_...e411J11~~~: SpOilers
Ailerons
Fig.2.1. Aircraft control surfaces
The performance requirements (such as accurate synchronization) of these control surface
actuators require very accurate drive system behind them. Unlike conventional actuation
techniques, the "More Electric Actuation" will have less (or no) hydraulic motor or actuator
embedded in the actuator itself, to drive the control surfaces of aircraft. The actuators can be
categorised (depending on the link with the load) as:-
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[A] Hydraulic Actuator [HA] - Hydraulics naturally have high power per unit weight and
very high torque or force per unit weight and can hold very large static loads with no power
consumption. In addition the control input can be at very low power levels. These attributes
make them natural choice for flight surface control. Centralised and independent hydraulic
systems deliver high pressure to the hydraulic actuator local to flight surface under control
[2}.
Centralised
Hydraulic Power
Fuselage
Flight Control
surface
Fig.2.2. Basic HA operation.
Fig.2.3. Conventional Hydraulic Actuation
As shown in Fig.2.3, the high lift system of civil aircraft generally uses a hydraulic motor
drive and single drive shaft across both wings to control the flaps/slats. The other advantages
of HA includes easy active-standby or active-active configurations of the actuator and less
sensitivity to load fluctuations. If a failure of a high lift surface is detected then all the
surfaces are locked into the position of the failed surface to avoid uncontrolled movement of
the surfaces. In the case of primary flight controls they cannot be locked and the typical
arrangement is to have dual actuators either of which can control the surface in the event if the
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surface failed to lock. The problem with HA is that it is prone to fire and corrosion as the fluid
continuously travel through pipe work to reach the flight surface under control. There are also
problems of complicated and extensive mechanical linkage, disconnection from the aircraft
hydraulic supply and fluid bleeding during maintenance and reinstallation [1]. However the
biggest disadvantages of this type of actuation are the heavy hydraulic plant and the very low
power density transmission across the aircraft. The rapid development of control and power
electronics means control with high safety is possible and more electrical means of control
leads to research into the electromagnetic actuators (EMA) and electric/hydraulic actuators
(EHA).
[B] Electromechanical Actuator (EMA) - An EMA is the result of completely removing all
hydraulics from the HA actuation system. As the name suggest the coupling provided
between flight control surface and the driving motor is purely "mechanical", which is
achieved for instance by means of a gearbox/ball screw system as shown in Fig. 2.4.
Gear Box
Assembly Flight Controlsurface
Fig.2.4. Basic EMA operation
Centralised electrical power can be distributed to electric motors driving actuators Via
different gearing combinations. Motor speed, direction and torque are translated directly into
speed, direction and load in the actuator. The mechanical coupling makes this type of actuator
more susceptible to mechanical januning and more wear. The above problems associated with
EMA can be avoided to some extent by additional devices and arrangements (like second
drives or redundant phases) which add complexity, cost and most importantly weight to the
overall system. In addition electric drives struggle to compete with hydraulic systems on force
per unit weight (especially in holding long term large static forces). This is the reason why (so
far at least) EMA are not suited for Primary Flight control surfaces (Aileron, Rudder, and
Elevator) which require fast and precise dynamic response to command input. However
secondary flight control surfaces (flaps, slats and spoilers) which require relatively slow
dynamic response to command input and have a low duty cycle during a flight) can more
easily accommodate EMA. The most effective way of reducing the weight of an EMA is to
increase the speed of the motor which in tum means higher ratio gearboxes. In addition
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converter weight and size is important and in this case the static energy storage components
(i.e. capacitors and inductors) are the dominant components and research into reducing their
size is important. It is also more difficult to lock a failed EMA and that leads to geometries
which naturally lock or the requirement of the increased use of power-off brakes. These
developments in EMA are starting to lead to proposals for primary flight controls as for
instance in Fig. 2.5.
Fig.2.S Large EMA for High-Power Flight Controls [IJ
As discussed previously in conventional hydraulic actuation, in the case of a failed actuator
it is locked in position. Bennet et al in [13] came up with a replacement of an HA which
utilised localized electrical actuation of individual secondary control surfaces using an EMA
and power-off brakes as shown in Fig. 2.6.
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Fig,2.6. Electrical Actuation of Control Surfaces
This type of distributed electrical actuation [14} specification requires the flaps to be fully
extended within 30 seconds and retract within 20 seconds, and for a mid sized aircraft like an
Airbus A320 this corresponds to a peak load per flap of 34kNm. This power was supplied by
a 3.SkW 10,000 rpm PM machine via a step down gearbox for each flap.
EMA technology eliminates the hydraulics and many of its disadvantages but it introduces a
problem that is similar to a hydraulic actuator, HA's are prone to corrosion and leakage in the
fluid route but on the other hand EMA's have gearing systems that are prone to gearbox
failures. A more distributed arrangement of actuators helps to reduce the impact of failures.
This type of EMA is being heavily researched but as yet not all actuation is viable using
EMA's and hence that leads to locally electrically powered hydraulic actuation or EHA but
this time the hydraulic system is miniaturised and the motor/pump is embedded locally.
[C] Electro-Hydrostatic Actuator (EHA) - The first breakthrough for use of an EHA for
commercial aircraft control surfaces was made by the Airbus 380 aircraft. EHA's solve most
of the problems associated with EMA's and HA's whilst still offering the characteristics of a
traditional HA and therefore require minimum change in system identification. An EHA uses
a motor to rotate a fixed displacement hydraulic pump which eventually moves the hydraulic
piston jackand thus the aircraft surface under control.
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The motor can be made bidirectional for changes in direction. Speed and direction are
controlled by fluid flow from the electric motor driven hydraulic pump.
The bypass valve shown in Fig.2.7 emulates the traditional HA characteristics that offers
more precise control and less sensitivity to supply fluctuation. An EHA incorporates power
electronics that drives an embedded motor and coupled pump and hence can locally power the
control surface thus reduce maintenance, wear and leakage of fluids because now high
pressure hydraulic fluid will no longer be routed along the length of fuselage and wing. The
jamming problems associated with an EMA are reduced as there is no gearbox and the motor
can run at high speed to get maximum power from a given weight
Motor Control
Electronics
1--------------------------------,
I Fixed Displacement
: Hydraulic Pump
I
I
Electrical
Supply
Command
Signals
Fig.2.7. Basic ERA Control. [ll
Some advantages of EHA compared to EMA and HA can be summarised as:-
• Removes the requirement of a centralised pump.
Fluid also provides cooling.
Low power consumption during standby operation.[ 1J
Less sensitive to power fluctuation.
AC as well as DC compatible.
Faster time response.
•
•
•
•
•
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Fig.2.8 Large ERA developed by TRW. [IJ
[D] All Electric Actuator - Based on the above discussion the current.choice is clear: EMA
for the secondary and EHA for the primary flight control surfaces. This means that there is
still some reliance on hydraulics, which adds complexity, cost and maintenance for the
aircraft. Some of the issues that are restricting all-electric actuation approach can be
summarised as:-
• Fundamental power density of hydraulic-motors can be much higher than for electro-
magnetic motors [2].
All-Electric approach could be more sensitive to power surges than the hydraulic
approach of actuation.
Compared to an equivalent hydraulic approach of actuation, the All-Electric'
configuration would generate considerably more localized heat. There could be a
possibility of heat dissipation in airframes but it wouldn't be a safer option. Heat
dissipation could also be achieved by forced air but the aerodynamic penalty and
installation complexity would restrict its use and so the electric actuator has to rely on
natural convection within the local environment for cooling [1].
•
•
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Researchers at NASA's Dryden Flight Research Centre recently concluded the flight
validation of three advanced aircraft control-surface actuators on a highly modified F-18
Hornet aircraft. The first actuator tested by NASA Dryden in 1993-94 was a so called
"Smart" actuator. It was by-design a standard hydraulic actuator connected to the central
hydraulic system and was supplied with a self contained control and monitoring electronics
unit. The benefit of these Smart actuators over a traditional system was that it replaced a large
wire bundle (which connects the flight control computer to actuator) with a simple fibre-optic
cable pair which allows significant weight savings. The second and third actuators (EMA and
EHA) tested in 1998 were fully power-by-wire devices that means there was no connection
with the central hydraulic system and commands were electronic direct from the flight control
computer. These actuators use similar control and electronics units and were incorporated
with advanced brushless 270 V DC motors. According to NASA figures, electrically driven
actuated passenger aircraft could lead to 5 to 9 % fuel savings with 30 to 50 % reduction in
ground equipment and military aircraft could achieve a 600 to 1000 pound reduction in take-
off weight [3].
Based on the above discussion the possible all electric actuator design for any flight control
surface without any hydraulics might require a much more complex drive and control. One
possibility could be a modified EMA which could serve the purpose, of an All-Electric
actuator for primary flight control. Possible modifications could be in the gear assembly or in
the EMA design itself. Researchers at the Institute of Aircraft System Engineering, University
of Hamburg (TUHH) Germany came up with an idea of hybrid actuation that is to use an
EMA for flight critical control surfaces along with an EHA which is used for load application.
The test rig employing an EMA for primary flight control under research in TUHH is shown
in Fig.2.9.
Fig.2.9. EMA test rig at TUHH Germany.[ReITUHH]
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Key possible advantages of All Electric actuation can be summarised as:-
• Lesser maintenance of aircraft.
• Quick and easy fault diagnosis.
• Easy re-configuration and modification.
• Improved flight safety.
• Weight and cost savings (especially those accruing from weight reduction).
2.2.2 Motor Selection for the Drive
Considering the merits and demerits of different types of machines which might be
suitable for high performance aerospace applications, there are three obvious contenders
induction motors, switched reluctance motors and permanent magnet motors. Induction motor
as an option was explored by [I5} aiming for a fault tolerant machine. The induction
machines require extensive magnetic coupling between phases to produce a rotating field and
in addition they produce high rotor losses at low speed which makes them a poor choice for
fault tolerant applications. The choice of motor for an actuator drive is 'always driven by the
requirements of fast response and tight positional control and a very accurate contr?l is
required especially at low speed to track position. In this respect brushless DC motors offer
better performance than switched reluctance motors (SRM) [5j. On the other hand the
inherent fault tolerance characteristics of the SRM also make them a tempting choice for
high-performance aerospace applications [6}-[IOj. Since actuator applications require full
torque production at all rotor positions and one phase of an SRM can only contribute to one
half of a cycle or less, this prevents the SRM being the best choice unless it has large number
of phases otherwise failure of one phase will produce regions with far less than full torque.
Permanent magnet machines (PM) were suggested as the option for high-performance
aerospace application by Jack et al in [II} with a similar degree of fault tolerance to an SRM.
Their high torque density makes them an ideal solution to achieve weight savings in
aerospace applications. Also in PM machines the armature does not need' to supply any
magnetizing current which makes them more efficient than an SRM or an Induction motor.
The introduction of fault tolerance into a PM machine causes a small reduction in the torque
capability but the intelligent modular design of the machine can achieve the best of both
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issues. The modular design of the PM machine requires minimal electric, magnetic and
thermal interaction between phases of the drive which are naturally present in an SRM [6}[9}
[I2}. The comparison between PM and SRM given by Jack et al in [12} predicts that the PM
machine was able to produce 29% more torque than the equivalent SRM for the same
temperature rise. Based on the above discussion PM motors are chosen in this research as the
actuator motor for simulation as well as for experimentation purposes. Further attention is
restricted to drives for high lift surfaces (flaps and slats) as these drives are already viable
using EMA's.
2.2.3 Drive Topologies
The choice of drive topologies for high lift aircraft actuator drives is heavily affected by the
requirement of drive fault tolerance and reliability factors. The flap actuator drive must be
able to meet reliability requirements of less than 10-9 failures per hour which corresponds to a
mean time between failures of over 100,000 years, This requirement is beyond what any
standard electrical actuation system can achieve on its own. Use of power-off brakes which
operate in case of a failure and lock the actuation system reduces the reliability requirements
to 10-5 failures per hour which in fact mostly relates to the economics of not be able to
dispatch aircraft.
A conventional electrical drive still cannot meet these reliability requirements [I7} [I8},
hence fault tolerance and redundancy has been used by [I6} in the motor and drive to allow
the system to operate with a single fault. To achieve fault tolerance, a drive must be able to
produce full torque at all rotor positions when a fault has occurred in either the motor or the
power electronics controller. The above requirement was achieved in [I6} using a modular
approach for the drive. Each module was comprised of a single phase winding and was driven
from a voltage fed inverter. Although the phases of the machine were contained within a
single housing, each phase was thermally,magnetically, mechanically and electrically isolated
from the other modules. Each module could be driven either by a single phase bridge or a set
of three phases supplied from a 3-phase bridge. Finally in [I3} the authors came up with the
conclusion that the best combination of component count, converter size and machine size
occurs with either 2+1 or 4+1 phases, each supplied from a single phase bridge (where for
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instance 2+ 1 means that 2 phases are enough to meet the drives output requirements). For the
drive construction and research purposes, Bennet et. al [16J used a three-phase modular
system because it gives a good compromise between the level of redundancy and drive
complexity. The drive schematic for the above work is shown in Fig.2.10.
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Fig.2.10 Modular drive for full electric actuator flap drive [16J
A single electrical drive is used to move each flap. To deliver the high load torque at low
speeds a highly geared system is coupled to the motor. A 10000 rpm 3.4Nm electric motor
was connected to a 10000:1 step down gearbox supplying 34kNm to the flap. Each motor
phase was driven by a completely isolated electric drive which interacts with each other
through a machine control unit (MCU) and then to a flap control computer (FCC). The de-link
capacitor used in each of the inverter bridge was 950 f1 F. Using this type of triplex control
architecture arrangement the failure is proved to be below 10-5 per hour (even without using ,
the fault tolerance of the drive) corresponding to a mean time between failures of 11 years
when coupled to power-off breaks this meets the system requirement of 10-9 per hour. The
power -off brakes utilizes a jaw type clutch coupled to an electrical solenoid through a ball
spline mechanism to prevent asymmetry between individual surfaces [58]. Power-off brakes
are also sometimes referred as wing tip brakes or no-back brakes which provide braking with
the solenoid de-energized and allow free rotation with solenoid energized. This mechanism is
fail safe, if the power is lost the brake will lock the flap transmission.
- 30 -
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In [16} the drive was configured to be fault tolerant in order to achieve required flight
dispatch specifications. The flight dispatch figures are related to economics rather than safety.
As the de-link capacitors are the least reliable component of the drive, it can be argued that
the required reliability to meet flight dispatch can be achieved if the de-link capacitor can be
replaced by a high reliability small de-link capacitor and by close control of operating stress
on the power devices - this is the key aim of this research. In other words this might allow a
configuration based on standard three phase drives without redundancy to compete with the
redundant system proposed in [16} with the attendant benefits of a much simpler smaller,
lighter and cheaper system.
The disadvantages associated with high value de-link capacitor are as follows:
I) High values of de-link capacitor demand multiple capacitors increasing the risk of failure.
They also suggest capacitor types which are smaller but have higher failure rates to mitigate
the size penalty.
2) A high value dc-Iink capacitor might force the drive design specifications to use a larger
inductor in conjunction with such a capacitor to avoid high current flowing into the inverter
causing weight increase and poor power factor.
3) A large de-link capacitor needs a high power rating rectifier to push the high levels of
currents to charge the capacitors. Such a drive capacity is only required during the starting
period and is unnecessary during normal times.
4) After the power is switched off, it is required to discharge the de-link capacitors the higher
the value of capacitor the bigger this problem is.
5) The de-link capacitors significantly dominate the overall size (and hence weight) of the
drive.
Although the six pulse diode converter would be more reliable than the fully switched
converter (because of more devices in fully switched converter), a smaller (and more reliable)
de-link capacitor with fully switched converter (with better voltage control) could allow the
drive to achieve higher reliability figures, reduce size, weight and cost and yet meet flight
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dispatch specification as per the system shown in Fig.2.11. The front end converter could be
either a three-phase diode rectifier or a fully switched IGBT converter. With a diode rectifier
the problems associated with a six times supply frequency de-link voltage ripple, increased
power losses and EMI interference are all present therefore a fully switched PWM IGBT
rectifier is a clear choice also giving a higher input power factor and a regenerative capability.
The PWM rectifier produces a low de-link ripple and responds rapidly to reversal of power
flow and thus allows low energy storage components in the de-link.
The following advantages are related to the selection of a voltage source inverter (VSI) drive
configuration as compared to a current sourced inverter (CSI).
I) A VSI configuration offers lower reactive component size weight and cost because of less
interactive with load. The filter component values depend only on switching strategy used.
2) Unlike CSI which exhibit inherent four-quadrant operation, VSI can offer alternative
control and lower harmonics in the input and output currents.
3) Unlike CSI, VSI can easily operate at no load.
Three-phase
PWM Inverter
PM Motor
High reliability ----ll::tt-l
dc-link capacitor
Three-phase
PWM rectifier
200V L-L,400Hz
Aircraft Supply
Fig.2.11 Proposed three-phase all electrical flap actuator drive with small de-link
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Considering the high-lift actuator drive requirements and actuator motor specification of
[16} the proposed drive system specification can now be summarised as:-
Table-2
Flap load requirement
Gearbox:
PM motor
34kNm
10000:1
10000 rpm, 3.4Nm, 3.6kW, 5 pole pair
Three-phase 20 kHz PWM/SVM Vector control, IGBT
Three-phase 12 kHz PWMlSVM UPF control, IGBT
200V L-L, 400Hz Three-phase AC
Inverter
Rectifier
Aircraft power supply
2.2.4 Matrix Converter Drives
This section aims to give a basic understanding of Matrix converter technology and will
discuss the advantages and constraints related to its use. So far de-link single phase and three
phase inverter systems to supply the actuator PMmotor have been examined, now alternatives
to replace the conventional de-link inverter system in the aircraft actuator drive so as to
minimise weight and cost with improved reliability and simplicity need to be considered.
Since the 1970's conventional rectifier-inverter drives have become the de facto standard and
there has been hardly any change in the basic working of the system. Some of the key reasons
why there might be a need in future to replace the conventional drive arrangement specially
for military and aerospace applications are presented below:-
• Conventional drives employ a de-link capacitor to decouple the switching of the input
.and output systems, to maintain system stability and to filter the rectifier supply. These
capacitors are typically electrolytics and are very heavy, space consuming and have a
limited life. In fact these capacitors are the major factor that determines the life of the
drive.
Conventional drives using a diode rectifier system have the problem of feeding high
level, low frequency harmonics into the supply and thus have a very poor power
factor.
•
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• Using a single end supply there is one energy flow path from rectifier to inverter to
motor in conventional drives and during braking there is a waste of energy that has to
be dissipated in heavy resistors which are also heavy and space consuming.
All the above mentioned problems forced engineers to think about alternative means of
supplying the actuator motor especially where there is need to reduce the weight, losses and
improve the reliability and efficiency. Based on the above, a power conversion arrangement
can be thought of as:-
• First issue: The bulky de-link capacitor can be eliminated by converting directly
AC to AC. The vital decoupling can be moved (and combined with the filtering
role) to the start or end of the drive. The argument being that with fast switches the
decoupling function does not require large static components and hence the overall
static component budget falls.
• Second issue: A Direct AC to AC conversion system does not have a diode
rectifier and hence only small filters are required to deal with the high frequency
harmonics. This advantage is of course shared with a full switching input bridge.
• Third issue: The AC-AC system is capable of bi-directional power flow and the
power from the machine is able to flow back in to the supply so as to improve"the
power factor and the efficiency of the drive. Again this advantage is shared with a
full switching input bridge.
The so called "Matrix Converter" has the potential to provide a solution to all of the above
mentioned issues if precise control and switching is designed. A three-phase matrix converter
circuit is shown in Fig.2.l2 where the bidirectional power flow is achieved by means of a
switch cell which is capable of blocking voltage and conducting current in both directions.
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Fig.2.12 Three-phase Matrix Converter
The realisation of this AC-AC direct converter Matrix Technology was demonstrated by
the work of Venturini and Alesina [20J [2J). It was shown that it is possible for the machine
to draw (near) sinusoidal current through the supply lines if the three supply lines are directly
connected to the three-phase motor terminals through a matrix web of bidirectional switches
provided the switching is controlled precisely using multistep commutation strategy. So in the
Matrix converter at any time one of the input lines is chosen as having the most approp~ate
voltage for the output line. The output could be taking positive or negative current and could
provide positive or negative voltage once the switch is turned off and this reveals the need for
a switch capable of blocking voltage and conducting current in both directions. Up till now
no such device is available and so it is constructed by use of discrete power devices as shown
in Fig.2.13. Among them are diode bridge, common emitter and common collector
arrangement. Diode bridge arrangement has the advantage of only one gate driver, with the
disadvantage of uncontrolled direction through the switch. In common emitter arrangement
the two diodes provide reverse blocking capability. Advantages with common emitter include
re~uced conduction losses (only two devices in conduction at anytime) and independent
control of direction of current. Disadvantage of common emitter switch include requirement
of isolated power supply for gate drives for each bidirectional switches.
Chapter 2 Literature Review - 36-
(a) (b)
Fig 2.13 Bi-directional switch for MC (a) Diode Bridge
(c)
(b) Common Emitter switch
(c) Common Collector switch
Common collector arrangement is similar to common emitter only difference the IGBTs are
arrang~d in common collector mode. Switching losses for common collector switch is similar
to common emitter switch. In common collector switch only six isolated power supplies are
needed to supply gate drive signal, however, in practice other constraints such as minimizing
the stray inductance means that operation with only six isolated supplies is not generally
viable. Therefore common emitter is generally preferred for creating matrix converter
bidirectional switches [59].
SWitching of Matrix Converters:- As noted the basic idea of a matrix converter drive is to
eliminate the de-link and thus it does not offer any natural path for the circulating
(freewheeling) currents. This is the reason the commutation process for a MC is much more
complicated and proper operation is more difficult to achieve than in traditional de-link
converters. If a more detailed view is taken of the circuit of the MC in Fig.2.12 it can be
concluded that to avoid any short circuit between output and input phases no more than two
bidirectional switch can be switched "On" at anyone time. Also it can be concluded that all
the bidirectional switches in anyone phase cannot be turned off at the same time because that
would result in large voltages as the inductive load current would be suddenly blocked. This
w~s the problem that hindered the development ofMC's for a long time.
Basic Commutation: - The commutation technique adopted to switch a MC is a compromise
between complexity and the issues mentioned above. The commutation techniques breaks the
above mentioned rules and allows a short commutation overlap to create a short circuit
between phases and the resulting current rise is limited by extra circuitry to avoid destruction
of the converter. In this overlap technique an incoming cell (i.e. a bidirectional switch) is fired
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before the outgoing cell is switched off. The use of extra circuitry includes inductors which
are undesirable because they are large and expensive and also because the switching time for
each commutation is greatly increased which in tum may cause control problems. For the
switch timing please refer to Fig.2.14 (a) and Fig.2.1S.
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Fig. 2.l4(a) Overlap commutation Fig.2.14 (b) Dead-time Commutation
The opposite of this overlap commutation is "dead time" commutation where no switch
is fired thus causing a momentary open circuit and hence an overvo~tage. Snubbers and
clamping devices are needed to control this overvoltage and provide a (temporary) load
current path. This method is also undesirable since energy is lost in every commutation
moreover the snubber and clamping circuitry adds complexity and weight which mitigates
against the advantages of Matrix converter - smaller and lighter. This style of timing is shown
in Fig.2.14 (b).
Semi-soft Commutation: - An alternative method of commutation which obeys the rules of a
MC is a four-step commutation in which the direction of current in each switch is controlled.
For example take a phase where it is desired to switch off cell A and switch on Cell B without
any momentary short circuit or open circuit of the phases. It is assumed here that load current
towards the load is positive.
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Positive current to load IL
Negative current to supply I L
Phase B Cell B Phase B
Load phase "a'
Cell A "ON"
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Fig.2.IS. Soft-Commutation of a Matrix Converter phase.
(Note: Switch 'Aa' means the lines connecting th~ input terminal of the MC 'A' to output 'a' of the MC
which is input terminal of the load. Similarly for switch 'Bb')
Referring to Fig.2.IS the soft-commutation strategy is actually providing ,a path for the load
current through the second cell which is to be turned on. So during tum off of "Cell A" the
load current path is provided by a switch in "Cell B". In steady state both the devices in the
active bidirectional switch are gated to allow bidirectional current flow. The switching
sequence for four step semisoft current commutation is shown in Fig.2.I6.
Aal
Aa2 ---,
Bal
Ba2
(Note: Upper States are ON and lower states are OFF)
Fig.2.16 Soft-Commutation switching states.
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It can be seen from the switching states that to tum off' 'Cell A" switch Aa2 must be turned
off first and then switch Bal is turned on to provide a current path and then switch Aal is also
turned off .This makes the "Cell A" completely inactive .Then switch Ba2 is also turned on
to completely activate' 'Cell B" .
The above method is based on knowledge of the current direction in a particular switch. When
the current direction is not certain (i.e. especially at low current levels) this method is
problematic and may cause shoot-through failure (short circuit of the phases through the
switches).
It is possible to, conclude that there are challenges which hinder MC adoption for safety
critical use as follows:-
• The output voltage is limited to 86% of the input voltage.
• The need for a large number of fast high-power switches increases the cost and
reduces the mean time between failures.
• Complex control algorithms.
• Determination (sensing) of current direction in the bidirectional switches IS very
difficult and complex.
• As there is no de-link the pulse width modulated supply to the matrix converter which
is actually a discontinuous power flow poses problems during commutation of the
switches which is reflected into the input terminals of the drive as supply harmonics.
This problem is solved by using input filters but still it adds cost and complexity.
The "input filters" in the matrix converter are in fact doing the same job as the de-link
capacitor in decoupling the input and output whilst a switch takes place. If the de-link
capacitor is reduced to its minimum what then is the relative size of the passive components
in the two solutions. There are still issues with matrix converter switching when an
inappropriate commutation sequence happens. This could happen due to current sign
detection or in case of hard shutdown which can be dangerous for switching devices. To
rectity this issue requires an over voltage protection system [60].A diode clamp protection
circuit with a capacitor is often used [61} but this solution is expensive and bulky. Some other
solutions were proposed to address this issue including varistors [62], active clamping [63] or
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shutdown commutation sequences [64]. All above solutions are not in harmony with the aims
of this research to achieve simplified reduced capacitor for actuator drive converter.
Considering above arguments, further investigation of this aspect is not necessary and out of
Scope of research work presented here but it might at least provide a better background
against which to judge the two systems.
Despite all of the limitations mentioned above the potential of Matrix converters in terms of
reduced weight and adequate reliability cannot be ignored. Current research is towards
reducing the switching complexity of MC's which might make them more adoptable for
safety critical use.
Recent research and development work done by Smiths Aerospace into using Matrix
converters for flight critical control surface includes a 3kW Matrix converter to drive an ERA
for an Airbus A320 Aileron .22].They have developed a Totally Integrated More Electric
. System (TIMES) using a Matrix converter driving an actuator motor. The aileron actuator is
shown in Fig.2.17.
Fig.2.l7.Airbus A320 Aileron actuator by Smiths Aerospace.[22}
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A bidirectional switch module was used for the matrix converter made by Eupec [22J and this
is shown in Fig.2.18. The module uses 18 IGBTs and 18 Diodes with a rating of 7.5 kW
(1200V and 35A.). The ERA operates from an 115V L-N three-phase supply providing a
usable line to line voltage of about 160V.
Fig.2.IS. Fully Integrated Eupec bidirectional switch module for the Matrix Converter Drive. [22}
The complete matrix converter module is shown in Fig.2.19.
Fig.2.19 Totally Integrated More Electric System (TIMES) using Matrix Converter Drive [22}
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It is worth noting again here that even the Matrix converter presented above is not completely
free from filtering components. Although it eliminates the capacitors from the de-link it
introduces filtering capacitors on the supply side to filter out incoming harmonics as well as to
provide a freewheeling path to load current as evident from Fig.2.12. Also the reliability
comparison analysis done by Smiths Aerospace [22J shows that the six pulse rectifier
topology for an actuator drive would give the highest reliability.
2.2.5 Capacitor Technology Overview
The main features to consider while selecting a de-link capacitor for converter
applications can be summarised as [103J:-
Low ESR (equivalent series resistance) and ESL (equivalent series inductance) in
order to achieve reduced circuit losses.
High ripple current capability at high frequencies.
High insulation resistance to achieve near constant DC voltage levels.
Sufficiently enough capacitance value to achieve smoothing of de-link voltage.
Thermal and electrical stability of the capacitor.
High reliability and performance during product life time.
Size and weight considerations for specific application.
Various capacitor technologies for use in de-link drives can be considered are as follows:-
Electrolytic Capacitors
Polymer Film Capacitors
Ultra Capacitors or Supercapacitors
Solid Tantalum Capacitors
Ceramic Capacitors
There is no single capacitor technology which can satisfy all above mentioned requirements
[103J as each one has its own merits and demerits. From de-link point of view, these
capacitor technologies are discussed here:-
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Electrolytic Capacitors: - So far the electrolytic capacitors were the most common choice
for de-link converter applications. This trend can be attributed to the requirement of high
capacitance that can be achieved with this technology. The electrolytic capacitor uses the
dielectric properties of aluminium corrosion. To achieve good specific energy the aluminium
foil is pitted and this limits the maximum nominal voltage of this type of capacitors (500-
600Volts). Due to limited maximum nominal voltage, electrolytic capacitor bank arrangement
is required in higher voltage applications. Electrolytic capacitors are prone to failures near
100°C operating range. The strict higher reliability and stability requirements under high
temperatures are forcing the way forward for film capacitors in precision applications.
Polymer Film Capacitors: - The thin metallic layers are coated on the dielectric in such a
way that they can volatilize to isolate the defect. So when the dielectric breakdown strength
increases at any local weak point in film capacitor, the dielectric breakdown occurs. This
dielectric is transformed in to highly compressed plasma and tries to force its way out. At the
same time the metallisation near the channel evaporates and insulate the region. This process
allows the capacitor to regain full functionality and thus enhances reliability during its..
lifetime. This self healing property of polymer film capacitors also allows increase in the
voltage gradient. These capacitors can withstand twice rated voltage without significantly
reducing lifetime and therefore user only needs to take account of nominal voltage that is
required for a particular application.
Unlike the electrolytic technology, the film technology is more benefiting in low capacitance
value applications. Due to their low dielectric loss factor, the polypropylene film capacitors
were first choice in film capacitor technology. But now the polyester film capacitors with low
ESL and ESRare also proving competitive against polypropylene types. Because of
polyester's higher dielectric constant, much higher capacitance values can be produced giving
more volumetric efficiency [55].
Recent advances in semiconductor technology can allow direct mounting of de-link capacitors
onto the IGBT modules. The connection lead between the IGBT and de-link capacitor is no
longer required, forcing the stray inductance to decrease dramatically. This helps to limit over
voltage due to semiconductor commutation.
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There are several companies involved in developing high temperature and high reliability film
capacitors. AVX TPC has already demonstrated life expectancy of 100,000 hours for this
capacitor technology under nominal electrical and environmental conditions for traction
applications [54]. In order to achieve this high lifetime, the capacitor was hermetically sealed
by a polyurethane resin in an aluminium box. The film capacitor types can also allow use of
different types of terminals for example large copper plate terminals.
The AC polycarbonate capacitors were developed by TRW under NASA research programme
[53} and subjected to 5000 hour, 400Hz test over a range of voltage and temperature. Various
designs for both metalized film and film-and-foil types of construction were studied for
temperatures up, to 120°C and two designs were demonstrated with no failures up to this
temperature range. No correlation between increase in the capacitor failures with increase in
voltage at temperatures up to 125°C was found. It is important to note here that the term
"capacitor failure" or end oflife refers to decrease in capacitance value of 2% [54}.
Researchers in [56} have developed ionic polymer metal composite capacitor (IPMCs) that,.
meets typical aerospace design constraints of high reliability, robustness, light-weight as well
as high temperature (up to 300°C) operation. The IPMCs were fabricated as flexible thin films
that can be shaped and scaled in any size, even around the devices. The IPMCs developed so
far can offer up to 1mF cm-2 or 40mF/g for a 100 J.1mthick polymer substrate [56].
It is clear that capacitors which use polycarbonate film as dielectric medium have advantage
in ac power aerospace applications because of low dissipation factor, good dissipation
stability and high temperature capability.
![Itracapacitors or Supercapacitors: - Supercapacitors are also known as ultracapacitors or
electric double layer capacitors. Compared to a conventional capacitor, the ultracapacitor
offers very high energy density and small size. Capacitance values up to 400 F in a single
packaging are available with this technology. Due to their high capacitive density these
capacitors can be used in place of batteries in some applications. The construction of
supercapacitors is based on carbon (nanotube) technology. The carbon technology used in
these capacitors creates a large surface area between the two electrodes separated by a
dielectric material. Unlike other capacitor technologies, the dielectric in supercapacitor is
actually an electric field generated by a physical barrier of activated carbon. Thickness of this
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dielectric is as thin as a molecule. Extremely large surface area of activated carbon later yields
several thousands square meters per gram allowing absorption of large amount of ions. The
charging/discharging takes place in an ion absorption layer formed on the electrodes of
activated carbon. The activated carbon electrodes are impregnated with an electrolyte where
positive and negative charges are formed between electrodes and impregnant. This way the
electric double layered capacitor becomes an insulator until large enough voltage is applied
across it [100).
Supercapacitors have applications in consumer electronics (PC cards, cameras etc where
extremely fast charging is required), hybrid electric vehicles (regenerative braking) and as
replacement of, batteries. Power density of supercapacitors (in commercial use) by
manufacturers such as Maxwell, NessCap, Eposis and Econd is around 4-7kW/Kg.
Advantages associated with supercapacitors are high efficiency, long life cycle, rapid
charging, low impedance, environment friendly, wide temperature range and simple charge
methods. On the other hand they also have limitations such as high self discharge and linear
voltage discharge. In de-link converter applications, the main limitation of supercapacitors is
its low individual cell voltage (O.9-3.3V), meaning a series connection of many supercapacitor
cells is required to obtain higher voltages [101). In series formation any unequal distribution
of cell voltage will affect the performance and life time of the cell. To overcome this problem
an additional voltage balancing control strategies are suggested in [102}.
Solid Tantalum Capacitors: - Tantalum capacitors are manufactured from a powder of pure
tantalum metal. Depending on the particle size of this powder, the surface area and thereby
the capacitance can be controlled. Due to their dry design and volumetric efficiency, the
tantalum capacitors are increasingly replacing their aluminium electrolytic counterparts.
Due to their low leakage and high capacity, the tantalum capacitors are frequently used in
sample and hold circuits to achieve long hold duration. Tantalum capacitors are replacing
electrolytic capacitors for applications which require high reliability and high temperature
operation. But for kW range de-link voltage converter applications such as the one presented
in this thesis, the tantalum capacitors are not commercially available.
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Ceramic Capacitors:- The non-polar ceramic capacitors are in widespread use in electronic
equipments for past many decades as a low cost, small size and high capacity alternative to
other low value capacitor types. Ceramic capacitor is made up of alternative layers of metal
and dielectric ceramic material. The ceramic capacitors can be categorised in three different
types depending on their temperature characteristics.
Class I type ceramic capacitors are the most stable type available and have a predictable
temperature coefficient. They are made up of non ferro-electric material and often used in
resonant circuit applications but at the same time offer lowest volumetric efficiency. For
circuit coupling applications where stability of capacitor characteristics is not important,
ferro-electric Class II type ceramic capacitors are used. Class II type ceramic capacitors offer
higher volumetric efficiency but less stability. Class II ceramic capacitor's characteristics are
affected by temperature, voltage and time.
Class III type ceramic capacitors are general purpose capacitors used for coupling or other
applications where dielectric losses, stability of capacitance characteristics are of little
importance. Class III capacitor type offers highest volumetric efficiency but poorest stability
of any type.
A very limited research work is published for use of ceramic capacitors III de-link
applications. Although the ceramic capacitors are extremely reliable but are only
commercially available in very small sizes and thus can not be considered for kW range de-
link converter applications.
As discussed in this section features such as high current capability, low inductance, flexible
design, different mounting options, thermal stability, reliability and long service life makes
film capacitors the preferred choice for reduced de-link capacitor drive applications. The film
capacitors can clearly replace other capacitor types to achieve high reliability, cost and weight
savings in the proposed drive of Fig.2.ll. Micro farad range de-link film capacitors for power
. electronic applications are already commercially available from EPCOS which can deliver
mean life expectancy figures of up to 100000 hour [57}.
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2.3 DC-Link Reduction Previous Research
Two decades of developments in semiconductor research have facilitated electrical
engineers to obtain huge improvements in cost and performance of electrical drives. Modem
research and development is more focused on high frequency power electronics devices and
control electronics but there is lack of research and development on passive components of
the drive. Research published by [4J have illustrated the impact of capacitors and inductors
on the overall size and weight of power conditioning equipment in more electric aircraft
applications and is shown in Fig. 2.20.
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Fig.2.20 Power conditioning weight and volume [4)
As stated above, one of the major aims of this research is to reduce the size and cost of the
drive system by reducing the filtering components involved. One of the most unreliable and
bulky parts of any variable frequency drive system using a de-link is the capacitor in the de-
link. There is numerous research publications later discussed further in this chapter which
deal with the problem of achieving a minimum acceptable de-link capacitor value for a
particular drive performance.
In a typical AC drive the AC supply can be converted to DC voltage by means of a standard
diode rectifier or a fully switched pulse width modulated IGBT rectifier. A capacitor is used
to hold this DC voltage and it can then be converted into a variable frequency AC pulsed
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voltage for a load motor. Using a three-phase diode rectifier as the inverter input, the dc-Iink
output of the rectifier will have its lowest frequency ripple at 6 times the supply frequency.
The de-link peak is determined by the supply voltage and the ripple voltage magnitude
depends on the de-link capacitor value. Higher values of de-link capacitor result in small de-
link voltage ripple and better input and output currents. In cases where the inverter is supplied
using a fully switched IGBT rectifier, the de-link performance not only depends on the value
of de-link capacitor but also on the switching frequency of the rectifier. If the rectifier can
match the inverter/load requirements at all instances then no de-link capacitor is required in
theory but because the modulation and control is not in perfect synchronisation and there is a
one-step PWM delay, a certain amount of capacitor is required to act as a buffer. The de-link
capacitor not only acts as a de-link voltage filtering component but also offers other
advantages:-
• It gives freedom to control the rectifier and inverter systems independently. In other
words it makes the inverter side less interactive with the rectifier, as otherwise these
two system operating at a significantly different frequency range tend to, interact if
there is only a small buffer system in between.
It adds ride-through capability for the system .Ride-through capability is the ability of•
•
the system to maintain some degree of order and control of the drive during
momentary power interruptions.[2 J
When the current through the inverter freewheels back towards the supply, the de-link
capacitor provides a path for it and thereby helps the power factor and the efficiency
of the overall system.
In the last ten years there have been many publications related to the reduction and even
elimination of the de-link capacitor. This section will discuss the previous de-link related
research in detail and categorize it based on its applicability to this research. For a better
understanding of the de-link research a typical AC-DC-AC drive is considered as shown in
Fig.2.21.
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Fig.2.21 Typical AC-DC-AC drive
The earliest research work in reducing the size of the de-link capacitor was reported in [18]
with active and passive converter bridges. The control method involved voltage compensation
by implementation of triangular comparison pulse width modulation. The de-link research
published in the last decade is summarised below along with discussion about their
contributions and demerits.
[1] AC to AC conversion without a de-link capacitor: This patent filed in 1996, aimed for
AC to AC conversion without the use of a de-link capacitor [19]. This technique is based on
the measurement of the de-link voltage and compensation for its ripple content. The patent
concept is shown in Fig.2.22.
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Fig.2.22 Conceptual AC to AC conversion without de-link capacitor patent [i9}.
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This method depends completely on the pre-calculated reference wave for the PWM gate
pulse generation. With this pre-calculated reference value the modulation depth was
calculated as:
V Vout =Mref' Vdc
This modulation depth is compared with a reference current value to obtain a comparison
value. This comparison value is then used in a latching circuit to obtain an optimum PWM
pulse pattern to compensate the de-link voltage ripple. This patent relies completely on the
pre-calculated reference information and therefore cannot adapt to de-link variations. The
pulse pattern output is fixed as a result of the fixed reference.
In 2005 Honeywell [28J came up with a patent for AC to AC conversion without a de-link
capacitor for a compressor motor drive in aircraft applications.
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Fig.2.23 AC to AC conversion without de-link capacitor. [28}
The proposed drive is shown in Fig.2.23 and has no de-link components between the source
side and drive side converters. On the source side a capacitor bank is used to achieve the
necessary decoupling between load and supply during switching. The capacitor bank supplies
CUrrentwhen two switches in different phases of the rectifier are closed as well as providing a
freewheeling path for the circulating currents when two switches in the same phase of the
rectifier are closed. The modulation method used is made in such a way that the inverter
. performs current regulation for the first portion of the modulating cycle and space vector
modulation during the second portion of each modulating cycle.
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Fig.2.24. Switching technique for rectifier and inverter modulation [28}.
In Fig.2.24 the inverter switching cycle (where T is PWM period) is shown where DC
represents the current regulation period (dO1) which is required to control the current in the
de-link, During this period one leg of the rectifier is shorted with the de-link. In the next
switching period MOD (as shown in Fig.2.24) is calculated so as to extract fundamental
frequency currents from the supply side. On the other hand rectifier modulation varies the
duty cycle dl and d2 to create the rotating current vector I. This reference current vector
ensures the capacitor bank is connected and disconnected to maintain a ripple free de-link
CUrrent.
Another piece of research from [30J, is in principle, similar to that presented in [28]. Here
the de-link is also eliminated by putting a high frequency filter capacitor on the supply side as
shown in Fig.2.25. These. filter capacitors absorbs incoming harmonics and provide smoother
dc-link voltage.
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Fig.2.25 Elimination of de-link capacitor by front end filter capacitor bank [30].
Despite claiming to eliminate the de-link capacitor this research uses a small capacitor (C)
for device commutation purposes and an inductor (L) to offset the de current levels. Moreover
this method also relies on the direct de input supply.
In 1993 Minari, Y. et al published their research [34J for rectifier-inverter drive without de-
link components based on a filtering LC circuit on the supply side. To achieve reduced
filtering requirements the rectifier is PWM controlled. The research claims to have no de-link
components while the input filters absorb the inverter switching ripples. But the feasibility of
this configuration has applications at only low power level.
There is also the similar work presented in [41J where the de-link capacitor, input inductor
and braking chopper are replaced with a front end filter.
Research work presented by Kim, 1.S et al. [33J in 1993 relies on the principle of power
balance on both sides of the converter-inverter system. Unlike previous approaches based on
other filtering components this method is based on an active power balance between bridges
regardless of the load variation in real time as shown in Fig.2.26.
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Fig.2.26 Reduction of de-link capacitor by power balance [33].
The above method ensures load balance by measuring instantaneous power delivered to the
load and aiming to provide exactly that power from the rectifier to the de-link, Power'
estimation is done by summing up the mechanical power output and the power loss in the
machine. Hence:
P(machine) = P(mechanical) + P(machine loss)
Power output from inverter can be written as:
p(out) = P(machine) + P(inverter loss)
Another estimated power is the inverter loss power P(inverter loss). There are inevitable
switching losses and conduction losses in the power electronic switching devices which are
not insignificant but their exact estimation if not possible. This method based on estimation of
inverter power losses which are assumed to be proportional to phase currents at constant
frequency as:
Inverter Losses = Switching losses + Conduction losses.
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So
Where conduction losses are simply the product of collector voltage VeE' the switching
losses are attributed to blocking voltage Vdrop which is a function of de-link voltage.
By applying a power balance principle between output power p(out) and input supply power
P(in) as :-
p(out) = P(in)
Where output power is given as:
3
Here "2multiplier is park transformation factor. For vector controlled inverter we have id =0,
so,
The input controller current reference is formulated as the combination of feedback term
(de-link voltage error) and feedforward term (output power). The rectifier controller demand
for unity power factor operation (based on output power) is obtained using the above analysis
as:
. * 2'~out)
1 =--~
q 3,Vdc
The above research provides a very good basis for reducing de-link capacitor but there are a
few assumptions made in this research which might make it difficult to achieve in practice.
The controller is implemented with a voltage regulating deadbeat control loop so it is
.sensitive to machine parameter variations. Another assumption made is that the rectifier side
is perfectly operating at unity power factor at all times and hence oscillating components of
power associated with non-unity power factor are not taken in to account which might thereby
create incorrect instantaneous values using the power balancing equations.
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Extending the above research work the authors integrated a resonant circuit into the drive
[42]. As shown in Fig. 2.27, the resonant circuit consists of two additional switches to allow
the bridge devices to operate with zero switching losses.
c;.- ...... CIIIall.
Fig.2.27 Integrated resonant circuit in ACIDC/AC drive to achieve low losses [42}.
The control methodology presented for both the front and back end converters is aimed to
compensate for machine parameter changes. The source and load side paral1!eters are
measured and a single control signal used for the switching of both converters at the same
time thus allowing for zero state switching and reduced losses. This addition of resonant link
adds even more complexity to the whole system and thus only power balancing part of this
work is useful for research presented in this thesis.
Continuing the trend of power balancing techniques to reduce the de-link storage, K.Nam et
al. in [43] presented a fast dynamic control scheme. In their work the inverter power
dynamics is measured and fed into the rectifier to produce an exact amount of power that is
required for the inverter. Previous methods of de-link control do not consider the inverter
dynamics and hence are ineffective in cases when the motor speed changes suddenly. This
method relies on the calculation of the inverter power using the output voltages and currents
in real time. This type of master-slave arrangement uses the inverter dynamics of dd;1' to
,find the transfer function of the controller to keep the de-link voltage constant. This method
shows no performance degradation during high frequency operation unlike conventional
methods which degrades as the frequency goes up.
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More publications such as [37J adopted a PWM rectifier front end to achieve small de-link
energy storage requirements. They also rely on the principle of power balancing to achieve
small supply current distortion and high power factor. Most of these methods require
measurement of the load side de-link current which is not an easy task since at the same time
it is important to reduce the stray inductance of the bus bar system between the capacitors and
the IGBTs.
[2] Cancelling de-link voltage ripple: The patent filed by Texas instrument in 2001 [26J is
based on a modification of the space vector modulation method to reduce the de-link voltage
ripple and thus the size of the de-link capacitor A de-link voltage measurement feedback
method allows a high speed DSP to generate constantly adapting PWM IGBT gate pulses so
as to cancel the de-link voltage ripple as shown in Fig.2.28.
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Fig.2.28 Conceptual de-link capacitor reduction patent by modification ofSVM. [26J
The reduction'in de-link voltage ripple and thus the necessary capacitor size allows the use of
high reliability small size capacitors. The switch dependent inverter fundamental output
voltages (Vn=r,y,b) assuming constant de-link voltage can be described as:
Vr
V = V =V" xSWn y uC
Vb
(2.1)
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Where SW is switching function and can be described as:
LAn sin(lOe·t)
SWI n=1
SW = SW2 = LAn sin(lOe.t _1200)
SW3 11=1
LAn sin(lOe.t + 120
0
)
n=1
Here An(n = r,y,b )is the peak fundamental inverter terminal voltage and lOeis the electrical
angular speed in rad/sec.
To understand the ripple effect this research first assumes that the de-link voltage is not
ripple free and contains a sinusoidal component of frequency OJi of magnitude k.Vdc .Now the
input de-link voltage becomes:
Now by use of equation (2.1) the above expression can be re-written as:
Vn = Vdc (1+ k.sin lOJ).SW (2.2)
It is evident from the above expression that the de-link ripple has a significant effect on the
inverter output. Based on equation (2.2) the research in this patent aims to introduce a counter
modulation in the inverter control. So the "counteract" modified switching function would
now be:
sw"ew = 1 SW
(1+ k. sin lOJ)
(2.3)
The new inverter output voltage can now be written as:
Putting the value of SWnew from equation (2.3) the inverter output voltage becomes:
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(2.4)
Equation (2.4) shows that the inverter output voltage is changed by the same ripple factor and
after introducing the counter modulation in the inverter control the inverter output becomes
the same as without the ripple in equation (2.1).This research shows that by suitably altering
the frequency, immunity to de-link ripple can be achieved. This research was extended for
power conditioning equipment for space applications [2l). The author stated that a 20-30%
reduction in the de-link capacitor had been achieved.
Following the previous tradition of power balancing schemes with a switched front end [40}
aims to achieve a faster response in dc voltage regulation. Fig. 2.29 shows the drive
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Fig.2.29 Block diagram of quasi-direct ac/dc/ac converter [40]
The above scheme depends on power estimation using the de-link voltage and output current.
To achieve better regulation of the de-link current, a calculated fraction of the input power is
injected into the de-link.
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Fig.2.30 Control block for de-link voltage regulation. [40}
Along with achieving a de-link capacitor reduction, the authors also suggested ways to get
unity power factor by generating the current demand in the controller using the input voltage
signal. The expression for the determination of the de-link was carried out based on the
energy supplied by the capacitor in the delay time of the voltage control.
So AW ,...,M;n·T -CV AVLl d = 2 - . de.Ll de
Wd - power transfer from de-link
C- de-link capacitance
Vdc -dc-link voltage
~n - input supply power.
T- PWM cycle time period.
So
~V :::~Wd
de - C.Vde
So for the instant of maximum power and de-link voltage variation, the de-link capacitor
value was calculated as:
C~ ~11·T
2,Vde~Vdemax •
Values satisfying the above expression do not always hold true and above all this expression
assumes the variation of power flow to be constant in every switching period which is not the
case for all the switching periods of the complete cycle. Capacitor technology plays an
important role in determining the size of the capacitor as analysed in [40J using metalized
polypropylene film capacitors.
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[3J Other approaches for de-link reduction: Research work presented in [31] proposes a
de-link substitution with three-phase bank of filter capacitors on supply side. So the
arrangement hardly provides any benefits in terms of a size reduction for the whole system.
On the other hand another research group [32] proposed electrolytic-capacitor-Iess PWM
inverter drives where the electrolytic capacitor was replaced with a smaller size AC capacitor.
This scheme could be used for higher frequency (above 16 kHz) three-phase sinusoidal PWM
converter applications but for applications of a few kHz or a quasi-square wave mode or in
single phase inverters, this scheme is not particularly useful. Using higher frequencies are
mainly limited by controller reference voltage (and thus lowest possible output voltage when
converter starts skipping pulses), reduction in converter efficiency and increased heat
dissipation [65]. Clearly there is tradeoffs and limitations in designing high frequency
converter and is not considered as alternative means to achieve de-link capacitor size
reduction.
To achieve minimum energy storage research published in [35] uses the same carrier wave
for the PWM signals of both the rectifier and inverter thus synchronizing the vector controlled
switching. A reference signal from the load side is extracted and added to the output of the de-
link voltage controller. Now control action on the load side will immediately cause a change
in the line side thus minimising the power fluctuation in the de-link and thus the necessary
capacitor size. An important suggestion given by this publication was the correlation between
the de-link capacitor size and the control and modulation methods used.
In 1994, the research works published by Wheeler [36] were based on a fully switched
front- end rectifier and inverter to achieve power regenerative capability as well as a high
power factor. This topology offers sinusoidal current extraction from the supply side at nearly
unity power factor. This results in the PWM rectifier producing low ripple and the de-link
voltage rapidly responding to power reversal and this means that low energy storage is
required in the 'dc-link. Unlike diode rectifier which requires a series inductor to control de-
link ripple this PWM rectifier topology does not require a series inductor. The above research
links the size of the series inductor and de-link capacitor to acceptable supply side harmonics,
dC-link loop stability and transient response.
The dependencies of reactive components in the de-link were established by [38]. An
expression for the r.m.s values of the input current and voltage ripple as a function of
reference signal were derived. The author suggests that the reference signal to drive the
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modulation switching is a function of the load power factor. Also it is shown here that the
r.m.s value of inverter input current doesn't depend on the shape of the reference signal. It is
also suggested that the addition of harmonics other than the third into the sinusoidal reference
signal is neither useful nor necessary.
In the area of multilevel converters the idea proposed in [44J relies on the injection of third
harmonics in the output voltage of the inverter. The injection of third harmonics results in the
production of second and fourth harmonic de-link current components. The signal requires
injection of a suitably computed third harmonic component in the output phase voltage to
reduce second harmonics and thus additional control requirement at the cost of fourth
harmonics. For the over-modulation region the de-link harmonic components requires
additional filtering. However the method presented here is only successful if the modulation is
linear and thus it has limited application.
As noted above one of the major size deciding factors for the de-link capacitor is the ripple
current rating and voltage holdup time during power interruptions. Voltage ripple would
automatically be reduced if the previous two conditions are satisfied and thus it' is not a
primary factor in sizing. In [45J Lipo et al. investigated a method to reduce the ripple current
in a constant voltage/hertz pulse amplitude converter drive. The rectifier side ripple' current
contribution to the de-link can be reduced by using a supply side reactor. The ripple current
contribution in the de-link from the inverter side is a function of the load angle and the
modulation depth. Lipo et al suggested that a current source rectifier can be used to provide a
buck function with unity power factor and a lower de-link ripple. This also allows an
alternative mode of controlling the drive with a combined pulse amplitude modulation and
pulse width modulation. The reduction of de-link voltage ripple and an increase in the
modulation depth causes a change in the magnitude and distribution of harmonics and thus a
decrease in the ripple current. A reduction in ripple current results in a reduction of the power
loss in the capacitor.
A change in the switching pulse pattern and thus an optimisation of the modulation wave
Was suggested in [46J to control the de-link harmonics with a view to reduce capacitor size
Without significantly increasing the de-link voltage ripple. To better understand the selection
of the de-link capacitor and the relationship to de-link harmonics a simplified equivalent
model of the de-link was used. A transfer function between de-link voltage and current was
established and a bode plot was plotted for different values of de-link capacitor as shown
below.
Chapter 2 Literature Review - 62-
Magnitude (db)
-1 0 0 1'-'----'--"---'-'LU.Ju...,----'-· ---L..' ......' ....J...J...L.L.U_--'--l-L..LJ .........._____.__.__,__....L.J....L..L.L---'
2 3 4 5
10 10 10 10
Frequency (Hz)
Fig.2.31 Effect of reducing de-link cap on Bode diagram [46]
As the bode plot above shows, the magnitude at the resonant frequency increases as the
de-link capacitor is reduced. So in order to avoid the voltage ripple this range of unwanted
harmonics has to be avoided. It means increasing the de-link capacitor does not necessarily
help to reduce the de-link voltage ripple. This research uses selective harmonic elimination
PWM (SHEPWM) that was used traditionally for phase voltage harmonic cancellation. The
purpose of SHEPWM is to determine the optimal commutation sequence in order to cancel
both de-link current and voltage harmonics. This method also uses pre-estimation of the
switching sequence in order to avoid resonance of the de-link.
A study of the effect of load variation on the de-link voltage was presented in [47] with an
aim to reduce the de-link capacitor. The idea was to compensate load variation via rectifier
control so that the dc-link voltage becomes almost insensitive to it. As the de-link voltage
depends on the rectifier as well as the inverter commands, this study aims to decouple them
by introducing a decoupling matrix as feed-forward control. The above mentioned
decoupling control model was obtained as (Fig.2.21):-
. C dVdc' . P,'eci .
Ic = -d = Irecl -Idc =-V -Idc
.f de
Introducing a new variable r.; = P,'ecl - Vdc.idc to the equation above gives:
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C dVdc _ r.:--_--
dt VdC
After linearization using Laplace transform (s) around the operation point of the above
equation a decoupling model is obtained as:
Vdc 1
r.: S.C.Vdc
By assuming the de-link current loop is faster than the dynamics of the voltage loop r.: can
be replaced as a reference signal P" so that P" is the output of the voltage controller. So the
decoupling reference signal Pre( can be deduced to be:
A similar feed-forward signal derived from the machine controller is used by [51] to
control the de-link voltage in a VSI drive. Unlike linear controllers which cannot keep up with
"
the dynamic transient nature of the de-link voltage, this method uses predictive control with
an active front end converter to allow a minimum de-link capacitor. The de-link voltage is
predicted one step ahead and if it exceeds the desired value, the reference voltage vector of
the rectifier is modified to keep the de-link voltage within limits.
K.Nam et al. in [48] came up with an expression of the theoretical lower bound de-link
capacitor value in a converter-inverter drive system. The theoretical lower bound capacitance
value is the one that prevents a voltage rise above a certain threshold value. The expression
for this lower bound value is deduced based on the assumption that if power in and out of the
de-link is equal then the de-link capacitor voltage will remain constant and would require
minimum value capacitance. On equating the rectifier and inverter power an expression for
capacitor current can be derived as a function of the d-q axis input and output currents:
A voltage compensation transfer function can be obtained from the above expression and the
algorithm works out the minimum capacitor value required for all possible combinations of
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converter/inverter duty cycle. Continuing their work in [49J the authors implemented the
algorithm along with a feed-forward compensation term to null the capacitor current. Unlike
existing methods, this method is intended to compensate the inverter current at the voltage
node bypassing the current controller. This type of control requires a differentiator and offers
much higher bandwidth with better de-link regulation.
In [50J Saren et al. used over-modulation to increase the voltage output of the PWM
converter. They suggested that a VSI with high over-modulation is less sensitive to de-link
fluctuation. Less de-link fluctuation allows for lower line side current harmonics and thus a
smaller de-link capacitor.
Fig.2.32 (a) Conventional modulation vectors (b) Over-modulation vectors [50]
Unlike conventional modulation as shown in Fig.2.32 (a), over-modulation allows for an
increased stator voltage vector up to the maximum value but at the cost of a distorted
reference signal. This maximum overvoltage follows a hexagon shape. In this constant
amplitude over-modulation method the vector that is closest to the amplitude can be found
from the angle of the vector from the middle of the space vector sector.
A small change in power electronic hardware was considered in [52J introducing a small
metalized polypropylene film capacitor (MPFC). This change has a significant impact on
frequency converter dynamics and the motor control algorithm. The small de-link capacitor
. now doesn't require a pre-charge circuit but at the cost of increased line current harmonics.
The effect ofMPFC is shown in Fig. 2.33.
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As may be seen from Fig. 2.33 reducing the capacitor means that the de-link voltage
fluctuation is increased but the line side current harmonics are improved. The de-link
fluctuation can be compensated by modulation using de-link feedback control. The new
modulation method used is a differential space vector pulse width modulation (DSVPWM) to
allow better utilisation of the de-link and faster converter control. The DSVPWM is suggested
to be able to compensate heavily fluctuating voltages and produces the correct average
voltage vector with high accuracy.
The drive of Fig.2.11 was proposed with an aim to achieve de-link capacitor reduction with
minimum change in the system hardware and control. It can be argued that the publications
discussed before do not of'fer a complete solution to achieve small de-link capacitor without
asking for significant changes in system hardware and control. Techniques are suggested that
allow complete de-link elimination. They rely on a fix pulse pattern and therefore could not
adapt for de-link variations and that is why it would not be suitable for the application under
consideration here. Much research work relies on eliminating the de-link by using source side
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filtering, but the source side filter is now doing the job for the de-link capacitor and does not
offer a low capacitor drive solution.
As discussed before another common method used for de-link reduction is to have additional
hardware to apply de-link ripple cancellation. This additional control hardware is used to
modify space vector modulation to modify IGBT pulse patterns. The scheme proposed in [26]
was to modify the switching pattern based on switching function SWand de-link voltage. The
inverter voltage was then modified by applying counter modulation. This type of power
balancing scheme was used in future in this research to gain significant de-link reduction
compared 20-30% achieved in [26].
The de-link current sensing for use in close-loop current control of front end rectifier were
used in [66] and [67] to recreate three phase supply currents but it will be shown later in the
thesis that why this can be relied upon for rectifier controller.
To achieve a very small de-link capacitor a po.wer balancing scheme could be assisted by a
switch estimation logic which would predict the real time gate pulse status in both converters
of Fig.2.11. The proposed balancing scheme for Fig.2.11 is similar in concept to the one
presented in [40} where a small fraction of power is injected into the de-link, but instead in
the proposed method this would include a combined power difference contributed by the
inverter and rectifier at the same time. The combined control would allow compensation for
load as well as supply changes. Any other method for example harmonic injection and special
control modulation methods were not considered in this research but rather effort is made to
create a generic solution which could be applied to conventional systems without significant
modification.
2.4 Conclusions
This chapter started by presenting background to the growing use of electrical actuation in
aircraft and the latest research done in this area. This chapter went on to analyse different
options for the various actuator drive applications and components such as actuator motor,
converters and drive topologies. The chapter attempted to demonstrate that reducing the de-
link capacitance was a valuable goal in improving aircraft actuation systems size and weight.
The contributions of this chapter are summarized below:
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1) The introduction of this chapter provided brief introduction and differences between
power-by-wire and fly-by-wire actuation technologies.
2) Further this chapter attempts to give an insight into the various types of actuation
technologies (HA, EMA, EHA) and compare their merits and demerits.
3) A comparison of various motors was done to suit actuation specifications. From this it
was shown that high lift surface actuation is now an application well suited to a totally
electromechanical actuator and that this was a good target for the developments
described in this thesis.
4) Based on fault tolerance and reliability requirements of actuator drives for high lift
surfaces two main drive topologies - de-link and matrix converter were presented and
the de-link drive configuration was proposed as a the best current solution. It was
shown that a conventional multiphase inverter with a lower de-link capacitance might
match flight dispatch figures at lower size and cost than the fault tolerant architectures
currently suggested.
5) Brief details of Matrix Converter technology option were presented and compared
with conventional rectifier-inverter drives from which it was concluded that current
reliability figures for matrix converters could not match the de-link architecture.
6) The advantages of de-link system were discussed and it was pointed out that the most
unreliable and bulky part of the system are the capacitors in the de-link,
7) Various previous research efforts to reduce the size of de-link were discussed in detail.
8) Among all discussed techniques, the power balancing schemes offers a simple solution
for reducing the de-link but the previous research does not offer significant size
reduction. A new power balancing scheme could be devised based on switch
estimation control logic for drive specification of Table-2. The determination of
switching status would offer better power balance around the de-link and thus a much
smaller capacitor. The control method proposed in brief here would allow a small de-
link capacitor in conventional drives with a small control modification.
CHAPTER 3
DESIGN, MODELLING AND SIMULATION OF A
THREE-PHASE ACTUATOR DRIVE
3.1 Introduction
In order to be able to observe and analyze the parameters affecting the choice of the de-
link capacitor in an actuator drive, a detailed drive simulation model is necessary. This
chapter will describe the modeling and simulation of a three phase AC-DC-AC drive for a
mid-size commercial aircraft flap/slat actuator. A reduction in de-link capacitance is likely to
lead to the drive becoming unstable arid this poses a risk to the converters and the rest of the
"
drive system so as a first step it is clearly valuable to study proposed changes using a
simulation. The major components of the actuator drive simulation need to incl~de the
actuator motor and its load, fully switching models of the inverter and rectifier converters and
their controllers and finally the aircraft supply as shown in Fig.3.1.
Aircraft Power
Supply
I
I
I
I
- - - - - - -1- .., :
: Rectifier I I
" : ..1
I Controller ,:1 .J
Aircraft Conl'rol
Surfac.eInverter
Controller
Fig.3.1 Basic structure of actuator control surface drive
Later in this chapter various alternatives of rectifier and the switching schemes used for the
, converter(s) will be discussed in detail with the simulation results. The chapter will conclude
with a complete simulated model of a three-phase PMSM actuator de-link inverter drive. The
results from the simulation system will be compared in Chapter 4 with measurements taken
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from a drive in operation. This provides a validation process for the simulation and allows
confidence in the new drive schemes proposed and simulated in Chapter 5.
3.2 Actuator Motor Model Simulation
As discussed in Chapter.2, the advantages associated with permanent magnet synchronous
motors make them the preferred choice for an aircraft control surface actuator. A mid-sized
commercial aircraft like an Airbus 320 requires the flap to be fully extended or retracted
within 30 seconds which corresponds to a peak power per flap of approximately 3.5 kW and a
torque of 3.4k Nm {at the flap arm). This torque is supplied using a PMSM operating at a
rated speed of 10,000 rpm via a step down gearbox [16}. The PMSM parameter selection for
the above purpose is taken from [16} and is shown in Table.1:-
Table I
Actuator Drive Parameter
Motor power rating P__~ 3.6kW
Rated speed IVT lOOOOtpm.
Rated torque T 3.4Nm
Pole pair p. 5
Stator resistance (per phase)R 0.1560
Stator inductance (per phase)L 1.27mH
Peak flux linkage VI 0.0258 V-s
DC-Linkvoltage VII; 460 V
Airaaft power supply 200 V L-L. 400 Hz
A basic circuit analysis can be done using the equivalent circuit of the motor of Fig.3.2 (a).
Based on the drive data above, for the maximum power transfer, the currents required to
produce rated torque can be calculated as:
t,= 'i.p.(If/.i)
2
(3.1)
So i= 3.4x2 =12.4A
3x 5 x ..fi x 0.0256
The voltage drops in the motor phase windings (inductance and resistance) can be calculated
as:
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ixLx OJe = 12.42 x 0.00127 x (l0000x5xn/30) = 82.58 V
iXR = 12.42 x 0.156 = 1.94 V
The electrical speed OJe of the machine is calculated from mechanical speed OJm as:
OJe (rad/sec) = OJ", x p x (n/30)
The back e.m.f (E) generated by the PMSM at rated speed can be calculated as:
E = OJe x If/ (3.2)
E = (l0000x5xn/30) x 0.0365 = 191.11 V
The voltage required at the motor terminals to produce the motor's rated currents san hence
be calculated as:
V =i.R +ji.t: OJe + E (3.3)
The phasor diagram representation of the above equations is shown in Fig.3.2 (b).
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V iR II
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Fig.3.2 (a) Basic equivalent circuit representation of machine.
(b) Phasor diagram of PMSM machine under maximum power transfer condition.
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The three-phase line currents & back e.m.f for the actuator motor model can be written as:
i, = 12.42.sin(lUJ)
iy = 12.42.sin(lUet _ 2;7r)
t. = 12.42.sin(lUet _ 4.7r)) 3
(3.4)
And back e.m.f as:
E,. = 191.11.sin(lUet)
E; = 191.11.sin(lUet- 2.7r). 3
Eb = 191.11.sin(lUJ- 4.7r)
3
(3.5)
The load angle between the terminal and induced voltages can easily be calculated from the
phasor diagram of Fig.3.2 (b) as e = 23.16°. The three-phase theoretical voltage required at
the motor terminals to produce a torque of 3.4 Nm at 10000 rpm can easily been determined
from phasor diagram of Fig.3.2(b) and eq.(3.3) as:-
209 97 . ( 23.16 x 7r)V,. = . .sm lU/ ----
180
(3.6)
. 2.7r 23.16 x 7r
Vy = 209.97.sm(lUJ-3- 180 )
V =20997 .( _4.7r_23.16
x7r)
b • .sm lUet
3 180
3.2.1 Simulation ofPMSM Using Two-axis Theory
The most compact way to model and control a PMSM uses a two-axis (d-q) model of the
machine [2J. Two axis theory reduces the number of equations from three to two and fixing
the axes with respect to the magnet makes all parameters invariant with position even in the
presence of saliency. In control terms the controlled variable is constant with time in the
steady state and the response of the system is quasi-linear in the most common circumstance
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where the speed varies far slower than the electrical quantities and magnetic saturation is not
dominant. Two axis theory makes sinusoidal 151 harmonic only assumptions but these are not
a severe approximation is the vast majority of machines. The rotor-reference frame d-axis and
the q-axis voltage equations for a PMSM can be written as:-
. dlf/ d
Vd= ld·R+ dt -me·lf/q
. dlf/q
Vq = lq .R + -- + me·1f/d
dt
(3.7)
(3.8)
Here me is the "electrical speed" (in other words the rate of change of electrical angle) of the
machine in rad/s. -
The corresponding d-axis and q-axis flux linkages can be calculated as:
&
where If/ is the peak magnet mutual flux linkage of the PMSM. Implicitly the assumption is
being made here that Ld,Lq and If/ are all constants i.e. there is no magnetic saturation. In the
general sense this is not a good assumption and in this case the simplest procedure is to have
maps of If/d and If/ q against id and iq . However in this particular case the target motor is a
servomotor which is designed to have rather little saturation even at overload and hence the
assumption is reasonably valid.
The voltages at the machine terminals are in the three-phase stator reference frame which
needs to be transformed in to d-q axis voltages for the PMSM model using the following
Clarke and Park transformations:
-113
1/..fj [V]
113 r
=JI-J3] ~ (3.9)
And SinB][Va]
cosB Vp
(3.10)
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The electrical angle Be of rotation for the PMSM model is determined from:
(3.11)
The d-q axis voltages along with the speed information can be used to calculate the
instantaneous d-q axis flux values using equations (3.7) and (3.8) as:
If d = J(Vd - id·R + We. If q) dt
If q = J(Vq - iq.R - We. If d) dt
(3.12)
(3.13)
Now the resulting load currents (iq ,id) can be obtained using the inductances and magnet
fluxes. Using the flux linkages as the electrical state variables is much more numerically
stable than using the currents in this role when saturation is present and hence this model can
be easily modified for use when saturation is more significant.
The electromagnetic torque produced from these current and flux values can now be written
as:-
t; =%.P.(lfdiq -Ifqid)
The current in the d-q rotor reference frame can be converted back to the three-phase stator
(3.14)
frame using following reverse transformations.
[~a] = [c~s B - sinB][Vd]lp smB cosB Vq (3.15)
And
. [ir] [ 1iy = -1/2
ib -1/2
;12 j[:a]
-fj/2 fJ
(3.16)
The complete model of the PMSM based on the above equations using MatLab/Simulink is
shown in Fig.3.3. Here it is assumed that the machine's leakage inductance is equal in the d
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and q axes. Also it is assumed here that the induced back e.m.f profile of the motor is
sinusoidal.
The mechanical arrangement of the test system on which these models are to be validated
consists of two directly coupled servo drives, one acting as a motor and the other acting as a
brake (i.e. generating). The shaft system is very stiff in comparison to the load it carries and
hence the shaft angle between load and drive can be considered zero and the total inertia
lumped into a single value. The speed to torque conversion within the PMSM model can then
easily be done using the motor's dynamic equations as:
T T B J dOJ",
e = L + .OJ",+ .--
dt
(3.17)
Sum3
Vq
~nt Transform
ryb.to d-q
Pmduct3
id
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dq-ryb.
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Fig.3.3. PMSM simulation model using two-axis (d-q) theory.
Chapter 3 Design, Modelling and Simulation of a Three-phase Actuator Drive - 75 -
The simulated mechanical motor dynamics of eq. (3.17) is shown in the Fig.3.4.
Fig.3.4. PMSM dynamic equation model.
In the case of a model for a full flap actuation system it is necessary to have a more complex
mechanical model if sudden lock situations are to be considered but for this thesis such
complexity is not required.
3.2.2 Steady-state Validation of the PMSM d-q Model
To start to validate the PMSM d-q model described above steady state no-load and,on-load
conditions can be simulated and compared to the calculated data given in Table. 1 :-
Ld=Lq = 1.27 mH, R = 0.156 Q,
If/ m = .J2 x 0.0258 V s
Te= 3.4 Nm,
com = 10000 rpm.
p=5
[1] No-load Test: For the no-load condition it is assumed that the motor is running at its
constant rated speed without any load torque:
iq=id=O
Using these conditions in the motor's flux equations (3.l2-3.l3) gives:
If/q=O
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And 'I'd ='1'", =0.0365 V s
The d-q axis voltages can be computed for the no-load condition using eq. (3.7-3.8) as:
&
Vq = 1047.2 x 5 x 0.0365
Vq= 191.1 V
This voltage (Vq ) is the back e.m.f of the actuator motor at no load and rated speed. Putting
these flux and current values in equation (3.14) gives the torque output of the motor equal to
zero as we expected for no load condition.
So
The simulation results are shown in Fig.3.5. In this simulation the model is run with the speed
fixed with the initial values of the flux linkages set to zero. As may be seen the flux linkages
and currents follow an initial transient before settling down to their expected constant values
with 'I'q = iq = id = T,= 0 and 'I'd = 0.0365 Weber as per the earlier calculations thus
successfully starting the verification process. The transient shown in Fig.3.5 is purely artificial
because in real life the d axis flux linkage must have an initial value equal to the magnet flux
but it does demonstrate that the simulation of the motor is stable as required.
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Fig.3.5 Current, flux and torque response of PMSM two-axis model for No-load test.
[2] Load Test - Here the intention is to set up a steady load case for which currents, flux
linkages and torque can be easily calculated and compared to the simulated results. The load
test is done with the PMSM running at its rated speed of 10000 rpm, and for the example case
where the load current values are id =6 A & iq =10 A. In the steady state the input d-axis and
q-axis voltages required to produce these currents can be calculated using motor's flux
equations - (3.12) & (3.13):
&
If/q = 0.00127x 10 = 0.0127V s
If/ d = (0.00127x 6) + 0.0365 = 0.0441 V s
Chapter 3 Design, Modelling and Simulation of a Three-phase Actuator Drive - 78 -
The steady state d-q axis voltages can be calculated using motor's dynamic equations
(3.7-3.8) as:
Vd = (6x 0.156) - (l047.2 x 5x 0.0127) = -65.56 V
Vq= (lOx 0.156) + (l047.2x 5x 0.0441) = 232.46 V
Putting these flux and current values in equation (3.14) gives motor output torque as:-
T,= 1.5 x 5 x {(0.0441 x 10) - (0.0127 x 6)} = 2.736 Nm
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Fig.3.6 Current, flux and torque response ofPMSM two-axis model for Load test.
The simulation is run with the calculated d and q axis terminal voltages and speed imposed on
the model. The resulting current, flux and torque values from this simulation are shown in
Fig. 3.6. As for the no-load case the initial values for the state variables If/'d and If/'q are zero
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and hence the simulation must work through an initial transient to reach the steady state
values of 0.0441 and 0.0127 Weber respectively are as per the calculated values above. The
torque is also seen to match with the calculated value (2.736 Nm) as do the currents for direct
and quadrature axes (6A and lOA). The comparisons above lend some confidence to the PM
machine model and this allows the design/simulation of the PWM inverter and rectifier
systems to supply this PM synchronous machine actuator.
3.3 Power Electronic Drive and Converter Simulation
As discussed earlier, a three-phase power electronic drive for the actuator motor needs to be
modelled and simulated for the PMSM actuator. A de-link fed three-phase voltage source
inverter (VSI) with speed and current control can be simulated using either one of the MatLab
toolboxes Simulink or Simpower. A Simulink inverter model can be simulated which takes
reference input from the PWM current controller to calculate the pulsed three-phase voltage
based on the pre-understanding of all the inverter switching states. On the oth~r hand a
Simpower simulated inverter would have the three-phase IGBT bridge and should be able to
produce appropriate pulsed motor terminal voltages depending on the gate pulse pattern
generated from the PWM current controller. There is a significant difference in the way the
inverter is simulated and this affects the size and selection of the required de-link capacitor
and this will be discussed in detail in Chapter 4. In this chapter simulation results are
presented and compared for both type of inverter representation (Simulink and Simpower).
The modulation method used for the generation of the motor terminal voltage can range from
a basic sine-carrier comparison to more modem space vector modulation methods. This
section deals with the simulation of conventional (sine-carrier) and modem (space vector)
modulation methods to model a complete VSI three-phase PMSM drive. A typical aircraft
supply of 200V 400Hz can be converted by various means to feed the inverter. Two possible
methods of AC-DC powerrectification are also discussed and simulated in this section.
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3.3.1 Simulation of Three-phase Inverter for an Actuator Motor Drive
3.3.1.1 Three-phase Simulink Inverter Simulation
The basic principle of voltage source inverters (VSI) is to convert a DC voltage to an AC
voltage of variable frequency and amplitude. Each leg of a standard three-phase VSI consist
of two series connected IGBTs with back to back reverse recovery diodes. The input DC
voltage is obtained by rectification of the available aircraft three-phase ac supply. The circuit
diagram of a three-phase inverter connected to the equivalent circuit of the actuator motor is
shown in Fig.3.7.
The three-phase bridge is supplied by a de-link voltage Vde using a de-link filter capacitor.
The actuator motor is considered to be star connected so the sum of the three stator currents is
zero:
"
v +
de
Fig.3.7. Three-phase equivalent circuit of IGBT Inverter connected to PMSM equivalent circuit.
In Fig3.7 the IGBTs are shown as 11 ,I 2 .•. 16 and the corresponding diodes
areD 1 , D 2 ••••.• D 6 • In order to avoid any short circuits in the inverter, both the switches in
anyone leg cannot be turned "on" at the same time, thus the nature of the switches in any
, ,
one leg is complimentary.
So 11 +14 =1
13+16=1
(3.18)
(3.19)
(3.20)
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To produce the desired output load currents, these 6 IGBTs need to be switched in a specific
manner. To simulate the inverter using Simulink, it is very important that there is an exact
knowledge of all of the possible switching combinations of the IGBTs. Depending on the way
the three phases are connected to the positive and/or negative de-link rails there are 8
switching combination of the IGBTs that are possible. So for example if phase R is connected
to the positive de-link rail and phase Y & B are connected to negative rail then the inverter
state is termed" 100". The 8 possible combinations of IGBTs with the corresponding phase-
neutral voltages are shown in Fig.3.8. As can be seen in Fig.3.8 two of the inverter states
produce zero AC line voltage and the line currents freewheels through either the upper or
lower IGBTs.
001
010
Vdc
011
Vdc
Vr = -VdcfZ.
Vb= -VdcfZ.
Vy= -VdcfZ.
Vr = -VdcfZ.
Vb= -VdcfZ.
Vy= VdcfZ.
Vr = -Vdc12
Vb= VdcfZ.
Vy= -VdcfZ.
Vr = -VdcfZ.
Vb= VdcfZ.
Vy= Vdc12
Vdc
,101
Vdc
110
Vdc
111
Fig.3.8. Inverter switching states
Vr = VdcfZ.
Vb = -VdcfZ.
Vy= -Vdc12
Vr = VdcfZ.
Vb = -VdcfZ.
Vy= VdcfZ.
Vr = VdcfZ.
Vb= VdcfZ.
Vy=; -VdcfZ.
Vr =VdcfZ.
Vb=VdcfZ.
Vy= VdcfZ.
It is important to note here that for simulation purpose the existing switch model in Simulink
does not consider dead times and current takeover from one switch to other is instantaneous.
The selection of the inverter states, in order to generate a specific terminal voltage, is ensured
by the modulation technique and equations (3.18-3.20). The state dependent terminal voltages
can now be represented as:
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V VdC
r =2(11 -14)
Vy = Vdc (13 -ld. 2
(3.21)
(3.22)
(3.23)
Sine-Carrier Modulation: To generate the above voltages, the modulator compares the
three-phase signal of the desired frequency with a high frequency carrier signal. The two
signals produce a high for the time when the reference signal is higher than the carrier wave
and vice versa. This phenomenon is generally known as pulse-width modulation and will be
discussed in detail later. A three-phase inverter Simulink simulation for a carrier modulation
method is shown in Fig.3.9.
comcsrator
Phase voltage
Fig.3.9. Simulink sine-carrier PWM Inverter simulation for generating motor terminal voltage.
For comparison purpose the simulation results of this inverter model will be presented later
with the Simpower inverter simulation results.
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3.3.1.2 Simpower Inverter simulation
As discussed earlier the inverter shown in Fig.3.7 can also be simulated using Simpower.
The complimentary switch relationship of equations (3.18)-(3.20) still needs to be satisfied
and the switching states of Fig.3.8 still holds true but this time not necessarily in the same
sequence as before. The three-leg inverter simulated using Simpower uses 6 IGBTs and 6
diodes blocks which are inbuilt in the Simpower library. To generate the PWM output
voltage, these IGBTs needs to be supplied with appropriate gate pulses. The IGBT gate pulses
can be generated in similar fashion to the Simulink model (Fig.3.9) by comparing a high
frequency carrier with the reference voltage of the current controller. But this time instead of
calculating the phase-neutral voltages, the output voltages are generated by switching the
individual IGBTs in the inverter.
Vdc
2
G1 IG3
~~---------------+------------------~~--~R~--------------~----_.y
t------. B
-Vdc
2
IG4 G6 IG2
Fig.3.10 Simpower three-phase IGBT Inverter.
The simulation using Simulink can be assumed to be equivalent to Simpower model which is
using ideal switches. In Simulink approach the take over of current from one switch to other
will be in zero time as there is no device impedance. On the other hand in Simpower approach
there will an overlap during current commutation from one device to other as the device
model consist of impedance in series. For these reasons the simulation results of Simulink and
Simpower can not match. A three-phase VSI simulated using inbuilt switching devices from
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Matl.ab/Simpower library is shown in Fig.3.l0. The Simpower default parameters for the
IGBTs and the diodes are tabulated below:
IGBT Parameters:- Diode Parameters:-
Resistance= 0.01 n Resistance= 0.02 n
Inductance= 1e-6 H Inductance= 0 H
Forward Voltage= 1 V Forward Voltage= 0.8 V
Current 10% fall time= 1e-6 s
Current Tail Time= 2e-6 s
3.3.2 Simulation of Inverter Control Switching
Simple six-step inverters offer inferior performance at low speeds and this had led to the
development of pulse width modulation (PWM) techniques. Currently the PWM system is the
most widely used inverter switching method. Development in switching control methods have
led to new inverter switching methods such as space vector modulation (SVM) and hysteresis
current control with the aim of improving the drive performance, This section dea!s with the
simulation of the three possible inverter switching methods.
3.3.2.1 Sine-Carrier Pulse-width Modulation Switching
This conventional way of producing the inverter gate switching pattern relies on the
comparison of a sinusoidal reference signal of the desired output shape to a high frequency
triangular wave. The comparator output is a switched flat train of pulses as shown in Fig.3.l!
(for the R phase only),
~ c '" JvV' ...... , v,/ r"'-r-.
'" .
.....
;''", ~/
~I
~Vo
-Vdcr-r-
t
'-'- '-- -Vdc
Fig.3 .11 Carried based Pulse Width Modulation (Bipolar)
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The amplitudes of the carrier triangular wave Vc and reference wave V R determine the
amplitude of the fundamental inverter output V0 • The fundamental frequency of the output is
the same as that of the reference signal V R • The output voltage V 0 is nothing but the
reference signal V R converted into a set of high frequency pulses, the frequency of which is
decided by the frequency of the carrier signal Ve .
As shown in the Fig3.11 the inverter output line voltage is governed as:
- When V R ~ Ve, then V 0 = Vde / 2
Where V de is the de-link voltage. Now if the amplitude of the carrier signal Vc is " Ac "
and the amplitude of the reference signal V R is" A r " then the modulation depth of the
PWM can be calculated as:
Modulation depth
AM=-r
Ac
(3.24)
& the amplitude of the fundamental inverter output V 0 is given by:
(3.25)
For a de-link voltage input measurement of V de = 460 V, and taking a carrier wave of
amplitude Ac = 450 V then to achieve a fundamental output peak of Vo = 209.97 V (as per
equation (3.6) the modulation depth can be calculated using equation (3.25) as:
M = 2.vo = 0.91
Vdc
So
Ar = 450 x 0.91
A,. =410.8 V
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Thus the ideal reference required to produce the 209.97 V peak fundamental inverter output
(equation 3.6) can be calculated using equation (3.24) as:
Or 4 0 8 . 23.16 x Jr)VR" = 1 . .sm(wet _ ----. 180 (3.26)
V =4108 . ( _ 2.Jr _ 23.16xJr)R .• sm wet
.y 3 180
V =4108 . ( _ 4.Jr _23.16xJr)Rb .. sm wet. 3 180
The sine-carrier comparison pulse-width modulation logic of Fig.3 .11 is simulated and shown
in Fig.3.12 and this is used to give 6 gate pulses for the 6 IGBTs of the inverter. Note that the
comparison of phase-R reference with Vc will result in the gate pulse for II (Fig.3.10) and
the negative phase-R reference comparison will result in gate pulse for 14 to ensure their
complimentary switching pattern.
Phase R
Carrier
fN
Vc
2
Phase Y
3)-------~
Phase S
Fig.3.12. Carrier based PWM gate pulse generation simulation
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Fig.3 .l3. Gate pulse generation using carrier based PWM simulation
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Fig.3.14(a). Fast Fourier analysis of the output inverter voltage (phase-R) for sine-carrier PWM
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The simulated results for this carrier based PWM scheme is shown in Fig.3.13 where the gate
pulse generation for II is as shown. The PWM scheme discussed here is of a bipolar nature
with the carrier wave frequency chosen to be 20 kHz.
The voltage generated at the inverter output as a result of the above switching pattern can be
analyzed using fast-fourier analysis as shown in Fig.3.14(a). For the motor speed of 10000
r.p.m, the FFT analysis is done for fundamental component of inverter terminal phase voltage
V,. for fundamental frequency of f= 833.33 Hz, which is calculated as:
As we already know
OJe = 2.re.!
So
1! = 10000 x 5 X (re /30)- = 833 .33Hz
2.re
It can be seen that using the sine-carrier PWM with a modulation depth of M=0.91 gives a
. .
fundamental output phase voltage which is very close to the expected 209.97 V (eq.3.6) .
.............. " .
....... .~ . .8impo ver
........ - 'Simulink
Fig.3 .14 (b). Inverter output voltage simulation comparison for Simpower and Simulink
To show the comparison of simulations using Simulink and Simpower, the simulation results
presented in Fig.3.14 is for line voltage output inverter, simulated using Simulink and
Simpower. Both 'inverters were supplied with same reference input, carrier signal and a
constant de-link voltage input supplying identical resistive load. It is clear that the voltage
pulse from Simpower is delayed from the one from Simulink.
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3.3.2.2 Space Vector Modulation Switching
Unlike the previously discussed sine-carrier pulse-width modulation, the space vector
modulation (SVM) does not have separate modulators for each phase. In this more recent
method of modulation a single reference vector is used to determine the switching states of
the inverter bridge. When the three-phase windings of an AC machine are fed with balanced
three-phase currents, it produces three flux vectors oriented along their respective winding's
axis. The magnitude of these three vectors alternates but the magnitude of the resultant
rotating flux vector remains constant.
To explain the generation of the resultant voltage vector, consider a three-phase balanced set
of voltage shown-in Fig.3.15 (a) applied to the stator winding ofFig.3.15 (b). The three-phase
waveform of Fig.3.15 (a) can be considered, as if it consists of six instances when one of the
phase voltages has positive or a negative peak. The voltages at these instants are named as
VI to V6 and are known as the active vectors. At any instant the resultant voltage vector
VR could be anywhere between or upon these six individual vectors.
For example in Fig.3.15 (b) the resultant vector VR exists between VI & V2 . Each of the
these six voltages represents one of the inverter switching states shown in Fig.3.8 with the
final two inverters states (called zero state vectors) represented as V7 and V8 .
V.R
V1 -+ V2
++
V4
+
V5
-t
V6
-t
V3
+
Three Phases
(a)
Vs
(b)
Fig.3 .15. Principle of Space Vector Modulation
Fig.3.15(a) shows a three-phase balanced motor terminal voltage and in this ideal case the
resultant space vector moves in space with constant magnitude and frequency. However due
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to the switching nature of the inverter, the voltage space vector changes its direction abruptly
in multiples of 60 electrical degrees. The active vectors V1 to V6 have a magnitude of
Vde / 2 and point along a fix direction, the zero vectors (V7 and Vg ) on the other hand have
zero magnitude. Fig.3.16 shows the voltage space vector plane with the zero vectors at the
centre of the hexagon.
v.rom
Fig.3.l6 Voltage space vector hexagon
The resultant space vector V R can be expressed as a resultant of two adjacent vectors V3 &
V2 (of duration 11&12 respectively) which are in line with the nearest active and zero
vectors of a particular sector in the SVM hexagon as shown in Fig.3.17 for sector-II. In this
case the resultant space vector VR is rotating in an anticlockwise direction from the inverter
state "110" to "100". Note that state "1" means that the positive inverter bus is connected
to the output and "0" denotes that the negative inverter bus is connected to the output.
v: (100)
Tn 1]
JJ 110 V: 100
I I I I I IJ j , illI I I
111 000
Q-axis
•I..
tl
• -~3-. tV t_·_·_·_'"
t.
I
I
Fig.3.17 Principle of space vector calculation and switching states for sector-II
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In the SVM hexagon there is a limit to the absolute length of the resultant vector. If the
resultant vector lies along an active vector, it has a magnitude equal to the de-link voltage
Vde as shown in the Fig.3.16. However the maximum amplitude of the output voltage is
limited to the circle within the hexagon which is:
V Line-Line. max = Vde' COS 600 =.J3. Vdc
2
(Modulation depth M max =1)
(3.27)
So the corresponding limit in the phase voltage is:
- 2 - 1
V phase.max ="3' V Line-Line. max = .J3' Vde (3.28)
At any particular instant the resultant reference vector can be expressed as in Fig.3.17:
_ t, - (2-
V =-V 3 +-V
R t (2
s s
.. (3.29)
Here Is represents the duration of one PWM cycle. To determine the exact position of the
resultant space vector VR , it is very important to calculate the real-time angular position of
VR with respect to the nearby active vector. As shown in Fig.3.17, to find the angle a , VR can
be decomposed in d-q components such as:
(3.30)
And so,
Va = tan-I_q
r, (3.31)
The time of the application (1) ,(2) of the active vectors and the zero voltage vectors (17,18 )
can be calculated from Fig.3.17 as:
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!V
R
! sin(~ - a)
t, = !V3!·t S' sin(Jl")
3
IVR I sin(a)
t2 = IV21·ts' sin(7l")
3
(3.32)
(3.33)
& so (3.34)
Here t7 & t8 are the duration of the zero vectors and their inverter states are (111) & (000)
respectively. The above calculation was done considering only sector-II of the SVM hexagon,
the expression for the switching durations for any sector (say then/h) can be derived as:
&
Jl" n-I
IVRI sine"} - a + (-3-).Jl")
tl = IV31·ts' . Jl". sin(-)
3
n-IIV
R
I sin(a - (-3-)·Jl")
t2 = Iv
2
1·ts'
sin(Jl")
3
(3.35)
(3.36)
& again
Where, n varies from I to 6 for the relevant SVM hexagon sectors. The real-time values of
sector n can be found using the Simulink model shown in Fig.3.18.
Reference from Controller
Fm1
sqr1(u(1 )"2+u(2)"2)
Fig.3.18 Sector value calculation from reference signal
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The above discussed calculation of the time durations of the active and zero vectors is shown
in the Simulink model ofFig.3.19.
DividefVl1 SinS
u(1 )*(sin((pil3}-u(2}+(((u(3}-1 )*(pV3)}}»
12
fcn1 Vn+1
Fig.3.l9.Switching duration calculator for SVPWM cycle.
Simulation results of the switch durations for ideal reference input of equation' (3.26) are
shown in Fig.3.20.
Fig.3.20. Switching duration simulation results for SVM.
The use of "Zero order hold (ZOR)", "Rate transition" and "Delay" blocks throughout
the thesis is purely to eliminate simulation errors which appear due to different sample times
(for inner and outer control loop) and continuous states of various parameters.
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The instantaneous vector simulation result for the ideal reference input of equation (3.26) is
shown in Fig.3.21.
Fig.3.21 Simulation results of active vector calculation.
It is clearly evident from Fig.3.21 that at the instant when the resultant vector goes from one
hexagon sector to another, there is an abrupt change in its active vector magnitude. For
example in Fig.3.16 when the resultant vector V R lies on the vector V 3 , the instantaneous
value of vector V2 is zero. When the resultant vector V R rotates 300 towards veetor V2 , the
instantaneous values of the active vectors becomes VR = V3 = V2 = J3. Vdc and so on. The
2 ..
pattern discussed above is clearly visible in Fig.3.21 as the maximum value of the active
vector simulation results can be verified (for Vdc =460 V) as:
Depending on the sequencing of the zero vectors there can be different types of space vector
modulation techniques:
[1] Symmetric sequence SVM
This is the standard SVM switching method and it has symmetry in the switching wavefom1
i.e. zero vectors (V7 or V8 ) before and after the active vector sequence as shown in Fig.3.22
for sector-Il for the three phases (R,Y,B). The individual vector durations are calculated in the
same manner as discussed above using equations (3.32)-(3.34).
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Fig.3.22 Switching pattern for symmetric sequence SVM sector-II
Based on the above switching pattern, the switching duration of each of the devices ( I I to 16 )
for sector-II can be calculated as:
II= tl+t~+ l. I-~4-
. 2 2
13 =t2+~ 16 =tl+~
2 2
I =~ I to2 =t1+t2+-s 2 2
The above switching states can be put into matrix form for each of the six sectors of the SVM
hexagon. By selection of the appropriate sector the reference vector can also be calculated as:-
(3.37)
Or in matrix form as:
(3.38)
The complete simulation model of the symmetrical sequence SVM for all six sectors with a
three-phase SVM reference generation signal is shown in Fig.3.23. The switching pulses of
the above calculated duration can easily be generated by comparing this three-phase SVM
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reference signal to an appropriate triangular wave. Note that in every next PWM cycle the
switch pattern repeats itself in the reverse order.
n
'Sector Selector
2 :====~
3F====~
4
;:===~
6 ......_ --'
Sector seiect
Switc puL"6 [or
Fig.3.23 Symmetric sequence SVM switching generation
[2] Right Aligned Sequence SVM
Like the previously discussed symmetrical SVM, the right-aligned sequence SVM also has
zero vectors (V7 or Vg ) arranged before and after the active vectors( VI - V6 ) but unlike the
symmetric sequence SVM this right-aligned SVM does not repeat itself in the reverse order in
the next modulation cycle instead the sequence is repeated in exactly the same order. The
right-aligned, sequence SVM gate pulse pattern is shown in Fig.3.24 for sector-Il for all three
phases (R, Y, B). The individual vector durations are calculated in the same manner as
previously discussed using equations (3.32)-(3.34).
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Fig.3.24. Switching pattem for right-aligned sequence SYM sector-II
Based on the above switching pattern, the switching duration of each of the devices (I I to 16 )
for sector-Il can be calculated as:
_ + +to 1 = toII- tl t2 - ~4 -
2 2
_ +to - _. + to13-t2 - 16 -q -
2 2
I = to t5 - 12 =tl+t2+~
2 2
Note that the IGBT time durations for this SVM are the same as that of the symmetric-
sequence SVM but now there are only 4 commutation states in any PWM cycle. The above
switching states can be put into matrix form for each of the six sectors of the SVM hexagon
and by the selection of the appropriate sector the reference vector can be calculated using
equation (3.3,8).
[3] Alternating Zero Vector Sequence SVM
As the name suggest in this type of SVM method the zero vectors (V7 or V8) are used
alternatively in adjacent cycles so that the effective frequency is halved The alternating zero
sequence SVM pulse pattern is shown in Fig.3.25 for sector-Il for all three phases (R,Y,B).
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Individual vector durations are still calculated in the same manner as discussed previously
using equations (3.32)-(3.34).
Fig.3.25 Switching pattern for Alternating Zero Vector Sequence SVM for sector-II
Based on the above switching pattern, the switching duration of each of the devices ( I I to 16 )
in the inverter bridge for sector-II can now be calculated as:
t,=2(t1+t2)+to 14 = to
13 =2i2 +to 16 = 2 tl +to
Is =t; 12 =2(tl +t2)+to
The above switching states can be put into matrix form for each of the six sectors of the SVM
hexagon and by the selection of the appropriate sector the reference vector can be calculated
using equation (3.38).
The SVM reference generation simulation remains the same as Fig.3.21 except for the way
the switch timing is calculated as shown in Fig.3.26.
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Sector no.jn)
:sector
selectcr
Fig.3.26 Switching timing calculation for Alternating Zero Vector Sequence SVM
[4] Highest Current Not Switched Sequence SVM
Device switching losses in the inverter are the most significant losses in the inverter. These
losses are directly related to the current flowing through the switching device. Hence it may
be argued that by avoiding the switching of the inverter leg that is carrying the highest current
the switching losses might be reduced.
The "highest current not switched SVM" type of modulation method is based on the above
argument of avoiding switching the phase which carries the highest current with the aim to
reduce switching' losses. This can be implemented because every adjacent active vectors
(VI to V6 ) differ in only device state. Hence by using only one zero vector (V7 or Vg ) within
a given switching sequence of a particular sector, one of the legs doesn't have to be switched
at all. The switching sequence pattern of this type of SVM is shown in Fig.3.27 for sector-II
for all three phases (R,Y,B). The individual vector durations are still calculated in the same
manner as discussed previously using equations (3.38).
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Fig.3.27. Switching pattern for highest current not switched SVM for sector-II
Based on the above switching pattern, the switching duration of each of the devices ( lito 16 )
in the inverter bridge for sector-II can now be calculated and this is shown in Fig 3.28. The
above switching states can be put into matrix form for each of the six sectors of the SVM
hexagon and by the selection of the appropriate sector the reference vector can be calculated
using equations (3.32) & (3.34). The SVM reference generation simulation remains the same
as in Fig.3.21 except for the way the switch timing is calculated as shown in Fig.3:,28.
5ectof" no. (n)
sectof
selector
II =t1+t2+tO 14 =0
13 =t2 +to 16 =z,
Is =to 12 =t1+t2
Fig.3.28 Switching timing calculation for highest current not switched SVM
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Fig.3.29 SVM reference signal for various SVM types.
The most important aspect of this switching scheme is the selection of the zero vectors for a
particular sector. However it is not always possible to avoid switching the phase with the
highest current because the choice of the zero vectors is based on the desired output voltage as
well as on the load dependent current. In this case the phase carrying the second highest
current is not switched and the switching losses can still be kept low.
The reference signal generated from all the SVM methods discussed above is shown in
Fig.3.29. Compared to the first ideal reference three-phase sinusoidal signal, the symmetric
sequence reference signal has a dip instead of peaks. This dip signifies the transition of the
reference vector VR from one SVM hexagon sector to another. The jump from one sector to
another in the SVM hexagon is the instant when the zero vector has its longest "ON"
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switching period. The instant when the resultant vector is in the middle of any SVM hexagon
sector (at 300 from any active vector) is where the zero vectors have the smallest "ON"
switching period (see Fig.3.20).
The reference signal for the right-aligned sequence is not shown because it is not a very
popular method to implement due to its higher THD. It can be observed that the reference
signal for the alternating zero sequence SVM is similar to that of a symmetrical sequence
because of the similar sampling period, however the only difference is that the switching
period is halved (i.e. there are double the number of switching commutations compared to
symmetric sequence SVM) in this method.
The reference signal of the highest current not switched SVM clearly shows that for a
particular sector a specific phase is not switched to reduce the switching losses. For example
in between sector II and III phase-R is not switched.
The simulation results of the gate pulse generated for the top IGBTs of the' three-phase
inverter is shown in Fig.3.30 for the various space vector methods. The vector transition
shown here is from sector-II to sector-III and is clearly shown for every commutation.
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Fig.3.30 Gate pulse pattern simulation results for various SVM types.
Modulation .algorithms such as hysteresis are simple to implement but are not considered here
because they use non-adjacent space vectors and produce higher THD and switching losses.
To decide which method is best suited for achieving a reduced de-link capacitor it is
important to compare the above discussed methods. A detail comparison analysis is presented
in f70} based on switching loss, THD and peak to peak ripple currents. The result presented in
f70} shows that the THD decreases with increase in modulation depth for all the SVM
methods. This is because the increase in modulation depth causes an increase in the
fundamental current/voltage component while the other harmonic components remain
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relatively constant. The symmetric sequence SVM offers the least THD because of its
symmetric pulse pattern. This symmetrical nature of this SVM also results in double the
number of voltage pulses in a switching cycle and therefore virtually doubling the inverter
frequency and hence reduced peak to peak ripple in the load current [70).
The idea of allowing the highest possible frequency is always welcomed by designers so as to
allow a smaller de-link capacitor in the drive. For lower inverter switching frequency
applications the right aligned SVM could be used. The highest current not switched
application is particularly advantageous for dealing with high inverter frequency applications.
The switching losses in an inverter are proportional to the product of voltage across the
switching devices and the current at that switching instant. If a de-link voltage is assumed to
be constant then these switching losses would be proportional to the device current. The
results presented in [70] shows that the "highest current not-switched sequence" SVM
method can offer as high as a 50% reduction in the switching losses at high load power factors
(>0.866). This method can be improved by introducing symmetry so as to offer reduced THD
and reduced peak to peak current while allowing the same switching losses. Improving the
modulation method philosophy would require a significant hardware change and add
complexity in control, and therefore is not considered as a preferred method to achieve a
smaller de-link.
In the "alternating zero sequence SVM" method the use of zero vectors (V7 or V8 )
effectively halves the frequency and thereby results in the highest THD amongst all the SVM
methods but it offer lowest switching losses at the same time. Similarly "symmetric sequence
SVM" offers lower THD but at the cost of higher switching losses. This requirement forces
designers to < consider a tradeoff between the size of heat sink and the size of filters. The work
presented in this thesis is concentrated on the size of de-link capacitor therefore the
"symmetric sequence SVM" is considered as the preferred method for further analysis.
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3.3.3 Three-Phase Rectifier Simulation
The three-phase inverter discussed in the previous chapter was assumed to be supplied with a
constant de-link voltage but in practice the de-link voltage for the actuator inverter comes
from the rectified aircraft AC power supply (200V L-L, 400Hz). The rectification of the
aircraft AC power supply could be done using a three-phase diode rectifier or a fully
controlled front end PWM rectifier. Both methods have their own merits and demerits
depending on the application and performance requirements, and they will be discussed in this
section with the aim of achieving smaller capacitor requirements in the de-link.
3.3.3.1 Three-phase Diode Rectifier
Before discussing the rectifier in detail, it is necessary to calculate the effective load which
the rectifier needs to supply in order to emulate the performance as if it is connected to an
actuator motor load. The approximate actuator motor load power requirement (ignoring
inverter losses) can be calculated using eq.(3.4) and Table-I as:
P -P +Pload - mech copper .loss (3.39)
So Pload =3500+ ~(12.42)2.(0.156)
2
Pload = 3.596 kWSo
For ease of understanding the operation of a fully switched rectifier, this load is assumed to be
effectively resistive and can be calculated as:
R = Vdc 2 = 460 2 =58.840
load r.: 3596
A simulation model of a three-phase diode bridge rectifier connected to a 400 Hz aircraft
power supply (L, selected for 0.1 p.u drop) and a resistive load (with C=1000 f.l F) is shown
in Fig.3.31. This is probably the most extensively used rectifier topology for low (5-50 kW) to
moderate (up to few kW range) applications.
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Aircraft AC power supply
lOOV L-L. 400Hz ts= 0.1 p.u.
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Fig.3.31 Three-phase diode bridge rectifier simulation with resistive load.
The top group diodes (Dl, D3, D5) allow the largest of the three phase voltages V;'n' Vyn' Vbn to
appear at the positive DC bus. Similarly the bottom group of diodes (D4, D6, D2) allows the
most negative of the three phase voltages to appear at the negative DC bus. The output
voltage at any instant is thus the largest of the six line voltages V;J/ Vyb VbI' ~If Vby and V,'b with
one diode from the top group and one from the bottom group conducting at any instant. Thus
the rectifier has six different input to output conduction modes that each last for 1200 •
Fig.3.32 DC-Link voltage, line-line voltage and phase-R current of the diode bridge rectifier.
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These diode conduction modes are DID2, D2D3, D3D4, D4D5, D5D6 and D6Dl. The
peak output voltage across the de-link capacitor is the peak of the line-line supply voltage as
shown in Fig.3.32. A voltage drop in de-link voltage from the peak line-line voltage is due to
the resistances of the diodes in conduction and drop in supply inductance (0.1 p.u).
This rectifier inherently offers unity displacement power factor, but it contains discontinuous
current with large ripples. This is one of the major disadvantages of this type of diode
rectifier. The line currents can be made continuous by connecting an appropriate inductor
before the de-link capacitor as shown in Fig.3.33.
The addition of the inductor filters the line currents and thus results in a smoother de-link
voltage. Adding an inductor may significantly increase the size, weight and cost of the drive.
R Vry
J. tv~~-~~~~~.~.~~.+-----~
y
ib~-~--~~~----~----~
B
Fig.3.33 Three-phase diode bridge rectifier simulation with filter inductance with resistive load
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3.3.3.2 Three-phase PWM Rectifier
A three-phase fully controlled rectifier is preferred when large power is involved and it avoids
the use of an autotransformer with a diode rectifier. The use of autotransformer is not
considered with diode rectifier in previous section because in terms of reliability of the whole
system, PWM rectifier can offer more reliable operation than autotransformer and diode
rectifier combined [22].
'"
+
v
iryb.Vryb
Vdc
vryb I+-< {VrybJ I
Vdc~~t------__.
irybl+-< (iryb) I
Gate PulseCarrier~ Vdc(ref) r---l 460 J
Garrter,-::--:---_iQ{_I'_ef)_.1+--i 0 J
PI-Controller UPF
Vrefl4----.l"Iref
PWM
Fig.3.34 Three-phase PWM IGBT rectifier with unity power factor controller.
This type of forced commutated rectifier has the advantage of less harmonic contamination,
controlled power factor and power reversal if required. A three-phase IGBT rectifier
simulation model with a pulse width modulation control circuit is shown in Fig.3.34.
The basic operating principle of the above rectifier is based on maintaining the desired
constant de-link voltage close to the reference value using a feedback control loop. To achieve
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this goal, the de-link voltage is measured and compared with a reference value to generate an
error signal as shown in Fig.3.35. A PI controller converts this error signal into ad-axis
current reference signal which is later compared with the corresponding measured supply
current component. To achieve unity displacement power factor operation (taking the d-axis
as reference), a zero value q-axis current is forced by the controller. The current PI controller
converts these current and voltage error signals into a set of reference voltage signals, which
are required to achieve the desired de-link voltage and unity displacement power factor
operation. The three-phase reference signal is used in the PWM block to produce the gate
pulses for the six IGBTs of the inverter. The pulse width modulation method can be any of the
methods discussed previously from carrier wave comparison to space vector modulation. The
carrier wave corriparison modulation method for de-link voltage control is discussed in detail
below.
4r-------------~
Vdc(ref)
2r-------------~
Vdc
Vref
transform 1
2I3Transfonn
dq(s )-dq(r)
1--IoiVa
3 )-----II,._-~ Vb cos sin 1---+-----------------------------'
Vryb Vc
'-:----'
Transfonn
dq(s)-ryb.
Fig.3.35 Voltage source voltage controlled de-link controller
The desired .rectifier output voltage is obtained by controlling the gate pulse width and thus
the input rectifier terminal voltages (Vr' ,VI" Vb')' To accurately control the de-link voltage
the PWM scheme must "generate" a fundamental input rectifier terminal voltage of the same
frequency as the supply.
The interaction between the supply voltage and the terminal voltage can be seen in the phasor
diagram ofFig.3.36 for phase-R.
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" ~
Fig.3.36 Unity power factor operation of three-phase PWM rectifier (phase-R).
Here we is the angular frequency of supply voltages in rad/sec. From the above it is known
that the maximum requirement from the rectifier is Pload = 3.596 kW. To find the unknown
parameters such as i,and Ls for the rectifier it can be written that:
Plood = 3.596 kW= 3. v,..i,.. cosO
For unity power factor operation (cosO=I) the peak phase-R supply current can be calculated
as:
So
Pload = 3.596 kW= 3. ~01.i,.
3. 2
i,= 10.8 A (rms) = 14.6 A (peak)
To limit the fault current on the supply side below ten times the rated value, the supply
inductor (Ls) is selected assuming 0.1 p.u. voltage drop in it.
So . L' 200JWe• s·lr=O.l. J3 =16.3 V
L, = 0.44 xIO-3Hand
From the phasor diagram ofFig.3.36 the peak phase-R terminal voltage can be computed as:
V'-V-' L'r - ,. jOJe Sl,.
So v,.' =164.1 V
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The angleri can be calculated as:
Instantaneous values of the three-phase fundamental terminal voltages can be found using the
equations below:
Vr'= 164.1 Sin(uV-5.7_!:_)180
V' =164.1 Sinew t-5.7_!!_- 21r)
y e 180 3
V, '=164.1 Sinew t-5.7_!!_- 41r)
b e 180 3
(3.40)
(3.41)
(3.42)
Where we is the electrical angular frequency of the supply currents in rad/sec.
The target fundamental terminal voltages (Vr',~,' Vb') for the required de-link voltage
( Vde =460 V) can be expressed in relation to the PWM modulation depth using equation (3.24)
and (3.25) as:
Rectifier modulation depth:-
M = Ar
,. A
c
Here the amplitude of the carrier Vc is " Ac " and the amplitude of the reference signal is
Ar .The amplitude of the fundamental terminal voltage V' is related to modulation depth as:
For a desired de-link voltage of 460 V and carrier wave amplitude of Ac = 10 V, the
fundamental rectifier terminal voltage peak V' = 164.1Volts can be achieved for a modulation
depth of:-
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M, = 2Y' = 0.71
Vdc
Thus the ideal reference required to produce the fundamental rectifier terminal voltage V· can
now be calculated as:
Ar=Ac· Mr =10xO.71=7.1V
So V, Lsi ( 5.7
XJr)
R.I' = 7.. sm OJ.! ----
180
V 7 1 . ( 5.7 x Jr 2.Jr ).,= .. SIllOJet- 180 -3 (3.44)
(3.43)
. ( 5.7 x Jr 4.Jr)VRb =7.1.sm OJet- --. 180 3
(3.45)
The simulated result of the above PWM rectifier for unity power factor operation is shown
in Fig. 3.37. As shown in Fig.3.37 the supply current simulation confirms the calculated peak
current value of 14.6Amp and unity power factor.
Fig.3.37 Simulation results of unity power operation of 12 kHz sine-carrier PWM rectifier.
The results ofFig.3.32 of diode rectifier can be compared with Fig.3.37 as PWM rectifier
draws good sinusoidal currents from supply.
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The FFT presented in Fig.3.38 (a) is done for 9 complete cycle of terminal voltage signal. The
calculated values of fundamental rectifier input terminal voltage of 164.1V closely matches
with FFT analysis done for phase-R and shown in Fig.3.38 (a). The whole point of calculating
the reference voltages is for the tuning of the unity power factor PI controller settings.
FFTanalysis=-=--=-------=----.....",,=J
Fundamental(400Hz)= 161.5
100~.-------~--------~---------.
DC-link voltage and de-link currents simulations are shown in Fig.3.38 (b) for sine-carrier
pulse width modulation.
80
60
40
20
O~ ~-UI~~~-~J~
5000 10000 15000
Frequency (Hz)
o
Fig.3.38 (a) FFT Analysis for Phase R rectifier input terminal voltage
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Fig.3.38 (b) Simulation results of de-link currents for unity power factor rectifier operation
The harmonic reduction in the diode rectifier requires additional bulky series inductors in the
input or output of the rectifier. These additional filters are not only heavy but '~lso result in
high fundamental currents and thus extra power losses. An alternative of passive filtering in
the diode rectifier is to use an active PWM rectifier which allows for better dynamics and
controls the harmonic and fundamental currents. The advantages associated with PWM
rectifiers can be summarized a [71J as:-
• bi-directional power flow,
• near sinusoidal input currents,
• input power factor close to unity,
• lower THD of supply currents,
• control over de-link voltage,
The EMI regulations require that the PWM rectifier has properly designed low pass filters at
the supply side. Although the control of the PWM rectifier is complex and it is less efficient
than the diode rectifier, the continuous currents and PWM control allows better control of
currents through the de-link and thus a smaller capacitor in the de-link, There are various
other rectifier topologies that could be considered but the topology shown in Fig.3.34 offers
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all the above mentioned advantages [71] and therefore is chosen as the front end of the
proposed drive.
3.3.4 Simulation of the Control for the PMSM Actuator Drive
So far the design and simulation of the basic building blocks of the three-phase rectifier-
inverter PMSM actuator drive system have been shown. In this section vector control of the
drive will be discussed in detail. As is well known the brush position in a separately excited
DC machine ensures the current vector is always perpendicular to the magnetic field and
hence these machines inherently offer independent flux and torque control. Here this DC
machine behaviour is emulated in a PMSM using field oriented control. Typical control
requirements are constant torque at low speed and flux weakening with constant power for
higher speeds. This cross-over depends on the designed rated speed of the motor as shown in
Fig.3.39.
T Constant torque,I-----....:...._--,
Flux-weakening
Fig.3.39 Torque versus speed steady state characteristics
3.3.4.1 Vector Control of Three-phase AC-DC-AC drive.
The electric torque T, of a fully compensated DC machine can be defined as:
(3.46)
Where K is a machine dependent constant, If/ In. is the instantaneous magnetizing flux
linkage produced by the field winding and ia is the instantaneous armature current.
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The DC machine torque control concept says that if the flux linkage Iff 111. of the DC machine
is kept constant, the electric torque produced by the machine can be fully controlled by
adjusting the armature current i a .
Now applying a similar concept to an AC machine, it is known from equation (3.14) that the
PMSM output torque can be defined as vector product of stator flux linkages and stator
current as:
The analysis ofthe machine using a coordinate system (reference frame system), where the
coordinate vector rotates synchronously with the flux, enables the separation between the flux
linkage and torque producing current component. The q-axis component iq can be seen as
equivalent to the DC machine armature current whereas the d-axis component contributes
towards the total flux in the machine, with the major part of the total flux coming from the
permanent magnet field (in the direct axis). For this reason the q-axis current is termed here as
torque producing current and the d-axis current is called the flux producing current
component of the stator current.
[1] Torque control
Here the interest is only in the constant torque region of Fig.3.39 for our three-phase PMSM
de-link actuator drive. Like in a DC machine, to obtain maximum possible torque from the
actuator motor the flux producing current component id is forced to zero.
From the motor equations:
Thus the maximum torque per ampere (assuming no saliency) becomes:
(3.47)
Assuming no cross-saturation (i.e. the magnet flux is not affected by q axis armature current)
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The torque can now be represented like equation 3.46 as:
T, = kJq (3.48)
The above explanation can be easily understood from the phasor diagram shown in Fig.3.40.
By forcing i d =0, the supply current becomes equal to iq and at right angles to the flux
component which is equal to the magnet flux. It can be inferred from the Fig.3.40 that now
the motor back e.m.f is in phase with the supply current (i q ).
The above condition of maximum torque is satisfied here for AC machines by forcing the
supply current to lie at right angles to the machine flux and this phenomenon is known as
vector control [69].
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Fig.3.40 Phasor diagram ofPMSM machine under vector control
The previously derived equations (3.4)-(3.6) for the maximum torque condition perfectly fits
the phasor representation of vector control ofFig.3.40.
[2] Speed control
Controlling the surface actuator requires a precise speed and position control. The speed
controller for the de-link actuator drive can easily be simulated using a speed feedback loop.
A properly tuned and designed speed controller should follow the reference speed instructions
at any time and minimize any parameter disturbances. A closed loop inverter controller of the
type shown in Fig.3.1 consists of a closed loop controller followed by a PWM generator of
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either sine-carrier PWM or SVPWM (Fig.3.9 or Fig.3.19). The closed loop controller for
speed typically consists of an inner current (thus torque) control loop and an outer speed
control loop as shown in the simulation model of Fig.3.41. This is stable in practice because
the speed response of the drive is far slower than the torque response and hence the two
nested loops do not interact to any significant extent.
The speed and torque controller combined produce a reference signal for the modulator to
generate the corresponding gate pulses. The speed controller calculates the real time speed
error and generates a reference torque producing q-axis current component. The
torque/current controller receives this signal as well as a demand for a zero d-axis current
signal to force the field orientation. The inner current loop needs to be much faster than the
outer speed loop to achieve good control over currents. A complete SV-PWM vector
controlled PMSM actuator drive with a SV-PWM unity power factor rectifier front end
is shown in Fig.3.42.
Zero-order-hold
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Transformatioo
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Fig.3.41. Close loop speed and torque controller simulation.
The 34k Nm torque required for the aircraft control surface is supplied via a 10000: 1 ratio
gearbox. Thus for a 10000 rpm actuator motor the torque producing requirement is just 3.4
Nm. This gearbox feature is simulated in the above drive using a 3.4/10000 load factor gain
block to produce a load torque signal for the motor model. The model ignores gearbox
backlash and assumes the gear linkage is very stiff and hence the inertia is all transferred to
the motor.
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As discussed earlier for a typical high lift surface actuator motion of extension and retraction,
it is very important that the drive maintains good control and to do this the front end needs to
maintain a reasonably stable de-link voltage with near unity power factor being drawn from
the aircraft ac supply.
Fig.3.42. PMSM Actuator Drive with SV-PWM vector control and SV-PWM UPF rectifier front end.
..... ;., ,
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Fig.3.43. PMSM actuator drive speed and current response for a pre-specified load profile.
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Fig.3.43 shows the simulation results for the above drive for a typical actuator load profile. It
can be inferred from Fig.3.43 that as the actuator motor speed reaches its rated value (10000
rpm) the vector controller is making sure that id remains zero at all the times and like a de
machine, the PMSM torque remains proportional to i q .
For the zero speed requirements, the motor speed follows the speed reference signal and the
current controller ensures that the supply currents become zero offering zero torque. When the
aircraft control requires that the lift surface retracts, the speed controller allows speed reversal
and the current controller ensures the torque becomes negative by following a
negative i q trajectory. In fact this is a rather simplified version of the load profile because it
assumes that the surface is pushed out against an aerodynamic load and retracted with the
aerodynamic load again acting against retraction. In practice the aerodynamic loads are rather
more complex and the system actually operates with an outer position loop.
Once in a fixed position (for instance half out for takeoff or fully out for landing) the drive is
replaced in its torque producing role by power-off brakes - thus minimising aircraft power
requirements. During deployment the actuator can be required to produce large positive or
negative torques depending on the geometry of the actuator linkage and the aerodynamic
loads produced by the flight condition, turbulence etc.. In most high lift linkages the normal
lift and drag forces of the surfaces are reacted mostly by the flap/slat track and the drive
pushes the surface out and pulls it back i.e. the machine is acting nearly all of the time as a
motor.
Fig.3.44 shows the actuator motor currents and back e.m.ffor the pre-specified actuator speed
profile. Fo~ the previously discussed actuator load profile from 10000 rpm to -10000 rpm, all
three-phase motor currents are in phase with the machine back e.m.f as predicted from
equations 3.4 and 3.5..
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Fig.3.44. PMSM drive current response and back e.m.fprofile for pre-specified speed reference
The satisfactory performance of the vector controlled inverter depends to a large extent on the
de-link condition, i.e. on the de-link capacitor and the voltage control. A three-phase diode
rectifier and a sine-carrier controlled UPF rectifier have already been discussed ih previous
sections for a resistive load. The fully controlled rectifier shown in Fig.3.42 is of space vector
controlled PWM type. The space vector principle remains the same as shown in Fig.3.17. The
gate pulse generation used is of the symmetric sequence type as shown in Fig.3.23. For the
same actuator load profile as discussed above the de-link quantities are shown in Fig.3.45.
Sufficient de-link capacitance as well as proper tuning of the de-link voltage PI and unity
power factor current PI ensures the stability of the de-link voltage for no load and speed
reversal operations.
Unity power fador operation of the SV PWM rectifier supplying the vector controlled PMSM
drive can be seen from the Fig.3.46. The supply voltage remains undisturbed while supply
currents respond to load changes. Proper tuning of the PI controllers is done using trial and
error method with first to attempt UPF operation (ids =0) and then increase de-link voltage
proportional gain to meet de-link voltage demand. It is been observed here that integral gain
does not significantly affect the shape of any of signals but only changes the simulation
response time. Effect of de-link control loop proportional gain on de-link parameters is
discussed in detail in Chapter 5.
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Fig.3.45. Simulation results of SV PWM UPF rectifier de-link voltage and currents supplying vector
controlled PMSM inverter drive.
Fig.3.46. Simulation results of SVPWM UPF rectifier supply voltage, supply currents supplying
vector controlled PMSM inverter drive.
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3.4 Conclusions
Detailed simulation and design of the proposed rectifier-inverter de-link drive have been
presented in this chapter for applications in aircraft control surface actuators. The
specification of the drive was established using the actuator load requirements from [16]. A
drive meeting the actuator drive specification with a PWM three-phase inverter and rectifier
was simulated and results presented. The contributions of this chapter are summarized below:
1) For 3.4 Nm torque requirement at 10000 rpm, permanent machine was modeled and
simulated using two-axis theory. The PMSM model was tested for no load and load
conditions. Ideal supply requirements were calculated for the machine to produce the
desired torque and currents.
2) For PMSM model supply, a three-phase IGBT inverter was simulated using Simulink
as well as Simpower. As discussed in section 3.3.1.2 Simpower model was required to
simulate the non-ideal switching characteristics of practical switching devices.
3) Sine-carrier and space vector switching methods were discussed andsimulated to
produce appropriate gate pulses for the inverter IGBTs. Various space vector methods
were discussed and switching patterns where presented with their merits arid demerits.
As discussed in the end of section 3.3.2, the comparison analysis presented in [70J for
various switching method confirms that the symmetric switching PWM method,
which offers lowest THD, would be considered for the proposed drive with an aim to
reduce the size of de-link capacitor.
4) Three-phase diode bridges and fully controlled UPF IGBT rectifiers were discussed
and simulated for 460 V de-link and simulation results were presented for the
available aircraft supply of 200V LL,400Hz. Itwas concluded that the fully controlled
rectifier offered a large number of advantages not least in respect of minimising de-
link capacitance. On the other hand the practical drive which has been instrumented to
validate the simulations uses a diode rectifier and hence it was necessary to fully
develop this model
5) Vector control of the PMSM drive with a fully switched rectifier was simulated using
PI controllers and SVPWM. Speed and torque control were discussed and presented
with the simulation results matching the previously calculated values
6) UPF operation of SVPWM IGBT rectifier was presented with simulation results.
CHAPTER 4
EXPERIMENTAL VALIDATION
It has been shown in Chapter 3 that the proposed drive of Fig.2.11 can be simulated to
produce flight profile output from the actuator motor. The output simulation results presented
in Chapter 3 (section 3.3.4.1) were based on a 1000,.u F capacitor in the de-link. Before
making any move towards reducing the size of this de-link capacitor, it is necessary to verify
the overall simulation philosophy, for example if the modulation method presented in Chapter
3 is producing the predicted pulse pattern.
Previous research in de-link current measurement [66][67] relied on recreation of supply
phase currents to be used in the rectifier controller. This chapter will show how difficult it is
to measure the de-link currents and will use the simulation: of Chapter 3 to explore the
~
possibilities of small de-link capacitance in the proposed drive. A set of test and load drives
is used to emulate the actuator drive on a smaller scale. Two "Control Technique Unidrives"
[72] are used for the purpose of the test and load. In this chapter the test drive setup is
simulated and compared with experimental results to validate the simulation and to show why
the sensor dependent converter control methods can't be relied upon. To verify the
modulation technique used for the proposed drive simulation, gate pulse measurements are
performed and compared with the simulation results.
4.1 Unidrive Introduction
Unidrive [72] is a trade name for a "universal" AC drive system for use with AC induction
and permanent magnet ac motors. The drive can operate as a V/Hz, sensorless vector, closed
loop flux vector, servo drive, fully switched front end converter or as a diode bridge
rectifier/inverter in back to back formation. The drive control mode and parameter settings
can be changed from a small panel on the drive or from a software interface. The drive's
microprocessor unit controls the input to the inverter ASIC (application specific integrated
circuit) which synthesizes an adjustable carrier frequency PWM [72].
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The test and load Unidrives are shown in FigA.1. Each of these drives has a diode rectifier
front end with a de-link to the Unidrive inverter supplying the machine. As this experimental
work is aiming towards validating the simulation of Chapter 3 and understanding the
difficulties of recreating the phase currents using de-link current measurements, the presence
of diode rectifier (instead ofPWM rectifier) in the Unidrive setup does not pose any problem.
FigA.1 Unidrives for test and load motors
The test drive is set to speed control closed loop servo mode and the load motor is set for the
torque control mode. The speed can be directly controlled from the drive panel and load
torque can be entered in real time to the load drive. The mode of operation in the tests is to
operate the test drive as a motor and the load acts as a brake. A bank of load resistors is
connected to the load drive to absorb the power being generated by the load machine.
Motor Supply
FigA.2 Experimental drive setup
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The test and load motors are permanent magnet synchronous motors designed for servo
applications and they are directly coupled via an inline torque transducer. The test setup is
shown in Fig.4.2. The motors have surface permanent magnets (and hence are not salient)
and being designed as servomotors they have a near linear torque/ampere characteristic even
at 3 times overload (in other words magnetic saturation is not significant in the working
range). Again given their servomotor heritage the back e.m.f is very close to a sinusoid and
torque ripple is very low. These characteristics make the motors rather simple to simulate and
justify the rather simple model used in the validation exercise which is the subject of this
chapter. The experimental motor's specifications are as follows:-
Test motor
V: 380/480 V
Cont. Torque: 7.7 Nm: 4.81 A
Speed: 3000 rpm
Pole: 6
Kt: 1.6NrnIA
Load motor
V: 380/480 V
Cont. Torque: 3.3 Nm: 2.06 A
Speed: 3000 rpm
Pole: 6
Kt: 1.6NrnlA
The other information required to simulate the Unidrive is as follows:
DC-link choke = 1.73 mH
DC-Link choke resistance = 0.5 Ohm
DC-link capacitance = 470 J1 F
Combined Motor Inertia = 9.3 Kgm2
Stator Inductance = 43.1 mH
Stator Resistance = 12.6 ohm
Field flux linkage (r.m.s) = 0.2546 V s
DC-link voltage = 600 V
Inverter PWM frequency = 12 kHz
Unidrive inductor was taken out of the drive to measure its value.
4.2 Simulation of the Unidrive
As stated before it is very important to simulate the test set up to verify the simulation
philosophy used in Chapter 3. The schematic for the simulation of the Unidrive is shown in
Fig.4.3. To illustrate the operation of the drive model shown in Fig. 4.3 a set of speed and
torque transients is simulated and the results are shown in Fig. 4.4. In this simulation two
steps in speed are demanded with zero load torque first from 0 to 750rpm then from 750rpm
to 1500rpm, then the load torque is increased in three steps from 0 to 1 then 2 then 3Nm.
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The system inertia is set very low in these tests (which is a more demanding case for the
simulation) and hence the machine accelerates rapidly. As may be seen the drive performs as
expected and stably both for speed and torque transients.
Three-phase Diode Rectifier irect PWM Inverter
415 V supply
Pm_
ttl
ide
I
R L Er--~jEy W
jl/I,I\r'll.fL -0
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Current Sensor IGBT TL'
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FigA.3 Schematic of test set up simulation.
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FigAA Speed, Current and Torque response from test drive simulation for acceleration to 1500rpm
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It is important to note here that the Unidrive uses a diode rectifier and a bulky filter choke.
The simulation results above use a 470 f.1 F capacitor in the de-link-the same as the Unidrive
de-link capacitance.
4.3 Unidrive DC-Link Measurement Setup
Typically voltage fed inverter drives employ two current sensors on the output phases and/or
perhaps one current sensor in the de-link, These sensors are used to implement closed loop
current control and device protection. Two inverter output sensors are near universal in use
(the third phase current can be inferred because the motor's neutral is not connected and
hence the third current is the negation of the sum of the other two currents). Using a single
current sensor between the rectifier and the de-link capacitance [75J-[79J has proved to be
very unpopular because of the inability to reconstruct the instantaneous phase currents.
In addition any closed loop control method which. depends on de-link current measurement
has problems caused by the de-link current containing undesired components such as snubber
~
currents and freewheeling diode currents in addition to the phase currents [80). Further
cheapening the .drive using a shunt resistor in the return de-link path as suggested in [73J
results in significant power loss and thus can only be useful in small power applications.
Based on the above discussion the UPF rectifier controller and the vector controller for the
inverter of the proposed drive (Fig.2.11) has been designed to be free from any measured de-
link currents. This is the reason that a reverse approach to de-link current estimation from the
three-phase current will be used in chapter 5 to design a controller to allow a small de-link
capacitor.
In order to validate the simulation's ability to estimate de-link currents it is essential to be
able to measure currents on either side of the de-link capacitance. As noted earlier these
measurements are not usually taken in commercial drives and this is also the case in the
Unidrive. For any inverter designer it is important that the circuit loop between the de-link
capacitor and the converter switching devices should have minimum inductance. Inserting
current shunts, or standard hall effect based sensors, in series with the de-link capacitors
increases the loop inductance and can cause voltage overshoot across the converter switching
devices. For these reasons the dc-Iink capacitor is embedded in the drive and is very difficult
to reach. A good example of this can be seen in the Unidrive module (Fig.4.5) where the
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de-link capacitor leads are only separated by the thickness of the printed circuit board. The
diode rectifier is connected to the de-link capacitors via a choke inductor.
The compact design means that a n0D11alhall based current sensor can only be used if the
component is removed and reconnected using a long enough cable which can be passed
through the hall sensor. This would mean a significant increase in the circuit inductance
between the power devices and the capacitor and is not considered as an option here.
Fig.4.5 Unidrive module showing various components
Initial attempts were made employing flexible Rogowski coils [82]. These devices are
capable of measuring only short transient dc or ac currents of sufficient frequency because
their signal comes from the rate of change of flux linking the coil. The bandwidth of the
necessary integrator proved to be too limited to capture all of a typical de-link "pulse" without
significant distortion as shown in FigA.13 (b). Perhaps future amplifier developments might
allow this type of device to be used and hence allow the advantage of their flexibility to be
utilized - for instance it was possible to wrap a Rogowski coil around the leg of a capacitor
without disturbing the parent circuit.
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A more successful method to measure the rectifier output current and de-link capacitor
currents in the Unidrive was achieved by using an ultra flat open loop integrated circuit
current transducer based on the Hall effect principle [74]. The drive circuit was modified to
allow the use of these sensors in a way that caused a negligible increase in the inductance
between the devices and the capacitor. Two miniature current sensors are fitted on main
circuit board to measure rectifier output current and de-link capacitor current. The location of
these sensors is shown schematically in FigA.3 and physically in FigA.6. The rectifier output
current measuring sensor is connected by extending the input choke terminals and because it
would not significantly affect its number of turns, it barely changes the overall input
inductance value. The de-link capacitor current sensor is connected directly onto the terminal
of C4 to minimize the effect of the increased inductance. This capacitor current sensor would
only be measuring half the de-link capacitor current which also helps to minimize the change
in the inductance between the capacitors and the IGBT modules.
Fig.4.6 Addition of miniature current sensors for rectifier and de-link capacitor current measurement
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The sensor requires an external 5V DC supply and the sensor is mounted directly onto a PCB
containing a short element of track. A typical connection arrangement of this current sensor is
shown in Fig.4.7.
isolation
barrier
5.6
Primary
conductor
OV \10
FigA.7 Typical connection diagram of current sensor (C 1=C3=4 7nF, C2=4.7nF)
The copper track width on the sensor PCBs vary from 3mm to 8mm maximum. It will be
shown in next section that the addition of these two sensors does not affect the Unidrive
performance and allows good current measurements.
4.4 Comparison of Simulation and Experimental Results
The three-phase 415V supply voltage is converted to DC using a three-phase diode bridge
rectifier inside the Unidrive.
100 Hz
V Vdc Measured (volts.)
605.0 -,---------------------------,
600.0 -r--------+-f'b----,-.,....-+;---------+--f4:::::0-------i
595.0 ~.,......-H'_~_=4_t-+----::::::!....-~ _ _lI_....!...-..::..r_-.,.Lf------l------l
585.0 -I--------------------------l
580.0 ----- _
-0.006495 -0.002495 0.001505 0.005505 0.009505
Sec.
FigA.8. (a) DC-Link voltage measurement from test setup [For 3Nm load at ISOOrpm]
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The peak de-link voltage is given by
Vdc = VLL X J2 = 415 x J2 = 586.9 V
The rectified voltage (Vdc ) received at de-link was measured for the test Unidrive running at
1500 rpm, with a load of 3.3Nm load giving the result shown in FigA.8 (a). This de-link
voltage was measured between one of the inductor terminals and negative dc-bus terminal
which is available Unidrive supply input terminal. To measure this de-link voltage a standard
voltage probe was connected between the positive terminal of Cl and the neutral. The
measurement from FigA.8 (a) shows that the de-link voltage has a 100Hz, 10V peak ripple.
Or put more simply each peak in the de-link voltage is a peak value of one of the line to line
voltages and the result shows that each peak line to line is different. This ripple could be the
result of an unbalanced supply source voltage or unequal supply side phase impedance or
both.
At a given load the distinction between unbalanced source voltage or supply impedance is not
possible (or relevant). The unbalanced supply is a function of the total instantaneous load in
the laboratory at the time of the test and measurement experience showed that the line
voltages at the input to the Unidrive had a rather consistent pattern but with constant changes
in detail. A decision was made that it would not be possible to exactly replicate the
unbalanced supply with any exactitude. The more approximate recourse was to simulate with
unequal supply impedances or source voltages which typified the values found in the
laboratory. The underlying ripple is the expected 300 Hz six step variation which in the
measurements has a value of about 6V peak to peak (taking the averages of the three different
ripples).
The simulation result for the de-link voltage for the same test conditions is shown in FigA.8
(b). It is obvious that with balanced line side voltages and equal supply inductance, the de-link
voltage has only a 300Hz ripple and its size (6V peak to peak) is very close to the
measurements.
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V. Vdc (8 imulated)
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sec.
FigA.8 (b).Test setup DC-Link simulation results [For 3Nm load at l500rpm]
To check if unequal supply impedances could result in a similar ripple to the measurements, a
simulation with different line inductances on the supply side was carried out. The simulation
result (FigA.8-c) is very similar to the measurement which confirms that the 100Hz ripple
could be because of the differences in the supply side phase inductances.
FigA.8 (c). Test setup DC-Link simulation results with unequal supply phase inductances
[LR=O.5mH, Ly=O.8mH, LB=lmH & 3Nm load at l500rpm]
The de-link capacitor current measurement from the current sensors fitted in the Unidrive
is shown in FigA.9 for a 3Nm load at 1500rpm. In order to help explain the above, following
observations can be made. In the steady state the average capacitor current is zero. The
(average) DC current being supplied to the load is constant. When the rectifier is conducting
the capacitor takes the excess current that is not taken by the load and the capacitor charges
(the negative periods in FigA.9).
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When the rectifier is not conducting the capacitor supplies the load current (the positive
periods in fig 4.9). Laid on top of this is the PWM ripple at the much higher frequency of
12kHz.
The effect of unbalanced supply or unequal supply phase inductors is again evident in the
de-link capacitor measurements as the signal repeats itself at 100Hz (i.e. sets of three of the
300Hz basic ripple with unequal consecutive peaks). To clarify that an unbalance voltage at
the Unidrive terminals would affect the simulated results in a similar way, the simulation
results are presented in Fig.4.1 0 with supply voltages with unequal peaks. It is clear that just
2V difference in supply voltage peaks can cause a significant change in the de-link voltage
and currents waveforms.
ci.
E 0.00
«
009505
._----'JJ-----I
Ie Measured (Amp.)
FigA.9. Unidrive de-link capacitor current measurement. [For 3Nm load at l500rpm]
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Fig.4.10. Test setup DC-Link simulation results with unequal supply peak voltage
[Peak VR=338.85V, VY=342V, VB=344V & 3Nm load at 1500rpm]
Simulation results of the de-link capacitor current with perfectly balanced supply voltage and
equal line impedances in each phase is shown in FigA.ll which clearly does not suffer from
the problem of unequal peaks. Concentrating on the 300Hz ripple it is clear that the
simulation has good fidelity with the measured results with the peak to peak of the 300Hz
ripple being around 4A. Taking a section of the waveform in more detail to allow examination
of the PWM elements of the capacitor current gives the results shown in Fig. 4.12. In the
section shown the capacitor is seen to be supplying current pulses. Again there .is good
agreement between simulation and measurement.
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Fig.4.1l. Unidrive simulation of de-link capacitor current. [For 3Nm load at l500rpm 1
Fig. 4.12 Simulated (top) and measured (bottom) de-link capacitor current comparison [1500rpm, 3Nm]
The measured signal of Unidrive rectifier output current ( irecf) is shown in FigA.13( a). This
current is ret1ected in the negative going part of capacitor current (FigA.9). The PWM ripple
is absorbed by the capacitor and so does not appear on the rectifier side. The uneven peaks of
the rectifier current are again caused by supply imbalance.
Chapter 4 Experimental Validation - 137-
I rect measured
6
5.5
5
4.5
4
f
3.5
3
2.5
2
1.5
1
0.5
0
f\ 1\
I \
(
_l\ 1\ I 1\ 1'\
I \ I \ J J \ I ,
\ I 1 \ 1
I
I I
I I J I I (
~. J J. ../ tJ LlJ....) ~. .J J
1"' II" . ., TIl" r r
'''''HI II
,
I I III II I II I I II I , " , , ,
Current measurement from Hall sensor probe as well as Rogowski coil are shown in
FigA.l3 (b) to illustrate how Rogowski measurement produces negative rectifier wave
because of flux integrator operational amplifier. FigA.14 shows the simulated result for the
rectifier current which is calculated for ideal input supply voltages. The magnitude and shape
of these simulated rectifier current pulses is very close to the average of the measured rectifier
current pulses.
Sec.
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Fig.4.13 (a). Unidrive rectifier output current measurement [For 3Nm load at 1500rpm]
Fig.4.13 (b) Current measurement comparison of Hall sensor and Rogowski coil
[For 3Nm load at 1500rpm]
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FigA.14. Simulated rectifier output current
Once again effect of unequal supply phase inductance is shown on rectifier output current in
Fig.4.15 showing the typical pattern for the unbalanced supply.
FigA.lS. Simulation results of rectifier output current with unequal supply phase inductances
[LR=O.SmH, Ly=O.8mH, LB=lmH & 3Nm load at lS00rpm]
To verify that the switching methodology used for simulation as described in Chapter 3 is
correct, the gate switch pulse from the Unidrive inverter have been measured and compared
with the simulation results for the inverter gate pulses. The Unidrive pulse pattern arises from
the symmetrical PWM method as discussed in Chapter 3 and the measurements are shown in
Fig.4.16. The 12 kHz inverter switching (as used in the Unidrive) has been simulated with the
result shown in Fig.4.17. This measurement confirms the sequence generated by the inverter
PWM modulation is accurately modelled in the simulation and hence verifies the control and
modulation model in the simulation.
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FigA.16. IGBT gate pulse measurement for Unidrive 12 kHz inverter. (Symmetric Pat;!em PWM)
FigA.17. IGBT gate pulse from Unidrive inverter simulation (Symmetric Pattem PWM)
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4.5 Conclusions
This chapter has been concerned with proving that the simulation system was accurate before
it was used to examine a control strategy for reducing the size of the de-link capacitor. The
limitations of practicality meant that the test drive used a diode rectifier as opposed to the
fully switching inverter which is the proposed target drive for the capacitor reduction
exercise. None the less the drive measured and simulated used the switching strategy of the
inverter proposed for the new drive and it has proven possible to measure de-link current
components with good accuracy but still not good enough to recreate supply phase currents
for use in rectifier/inverter controller.
This chapter presents experimental work done using back to back Unidrive setup emulating
the actuator load drive. The experimental test Unidrive is simulated using exactly the same
principles that were used to simulate the proposed drive in Chapter 2 and Chapter 3.The
output results of the test drive simulation confirms the simulation method and models. The
difficulties with measuring de-link currents associated with avoiding the introduction of
inductance between the capacitors and the inverter have been overcome using miniature
current sensors. Keeping the loop inductance to the de-link capacitors is a far from easy task
as they are embedded in the drive and very difficult to reach. The miniature current sensor for
the rectifier output current measurements was inserted between the choke and the de-link
capacitors. The de-link capacitor current sensor was mounted on one leg of the de-link
capacitor so as to minimize the increase in loop inductance.
In general the de-link voltage and current elements agree rather well with the simulated
results. The uneven nature of successive rectifier current pulses caused by an unbalanced
supply show up clearly in the test results but are hard to simulate exactly because the
unbalance is a continuously changing feature and cannot be measured easily. The unbalanced
voltage and unequal impedance simulation results confirms the general nature of the
distortion in the experimental results. Gate pulse measurements were made on the Unidrive
inverter devices and compared with the simulated pulse pattern. The good agreement with
these gate pulse measurements verifies that the simulation of the symmetric pulse pattern
control has good fidelity with practice.
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It is also clear from the measurements that drive control based on de-link current sensing is
very unreliable. Unequal supply phase impedances and unbalanced supply voltages cause
significant changes in the de-link signals and should not be used to reconstruct or estimate
phase currents for control purposes to achieve reduction in de-link capacitor size. The
simulation and experimental results in this chapter encourages the formulation of a control
methodology free of de-link current sensors. The next chapter discusses a de-link current
estimation based method in partnership with a fully switched rectifier whose control is
modified so as to achieve a significant reduction in the necessary size of the de-link capacitor.
CHAPTER 5
DC-LINK ANALYSIS
5.1 Introduction
Previously Chapter 3 demonstrated the simulation of a permanent magnet three phase de-
link drive supplying an actuator with a rated load of 3.4Nm at 10000rpm via a gearbox
assembly for various load cases. The measurements on a commercial de-link converter in
Chapter 4 verified the simulation philosophy developed in Chapter 3. This chapter uses the
simulation system of Chapter 3 to present a case for the three phase de-link drive with a fully
switching input converter as the drive for a flap actuator (as proposed in Chapter.2 Fig.2.l1).
As mentioned before the flap actuator drive using multiple single phase inverters (presented in
Fig.2.10 [16]) requires a 950 JL F de-link capacitor per phase while the three-phase PM
SPWM controlled drive simulation results presented in Chapter 3 were carried out with a de-
link capacitor of 1000 j.iF . As discussed in Chapter.2 various research publications suggested
ways to reduce the size of de-link capacitor by changes in control or hardware. This chapter
will analyze the effect of various parameters on the necessary size of the de-link capacitor and
a switch prediction methodology is proposed which matches the input and output demands of
the de-link thereby allowing a reduction in the size of de-link capacitor. This chapter will
explore the dependencies of the de-link capacitor size on drive parameters and the effect of
supply unbalance on the drive stability. The chapter will demonstrate the possibility of a very
small de-link capacitor and its limitations in respect of aircraft power quality standards. A
small de-link capacitor makes it feasible to use a highly reliable capacitor technology to
achieve flight dispatch reliability specifications without the redundancy that was needed in the
previous arrangements. This in tum makes the system simpler, smaller and lighter - all
significant advantages.
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5.2 The Effect of Reducing DC-Link Capacitor and Supply
Inductance on the Drive Performance
When the target three-phase PMSM drive is supplying a constant torque of 3.4Nm at rated
speed, the motor output mechanical power P"leeh is constant as is the three phase resistive loss
I:. in the motor. Due to the switching nature of the inverter bridge, the inductive component
of the power (l~Jthat flows in and out of the motor is pulsed. If the inverter's internal losses
can be ignored then the addition of these three motor powers components would be equal to
the power supplied by the de-link ( ~e) to the inverter.
So (5.1)
Similarly from the supply end, the power input to the drive can be equated to:- ~
(5.2)
Where P -p+prec "? e de (5.3)
The power P;1l is the input from the aircraft power supply iiI' is the pulsed rectifier inductive
power and ~ is the power to the de-link capacitor. It is as expected that the drive operation at
rated speed and rated load with a fully pre-charged (460 V) de-link capacitor of as high a
value as 5000llF (Fig.5.1) would be quite smooth because this big capacitor provides
significan~ isolation between the rectifier and the inverter stages. The de-link variation (d~c )
dt
withC=5000IlF as predicted by simulation is very low (note the truncated zero in the figure),
as expected as is shown in Fig.5.1. The unity power factor (UPF) controller of the rectifier
bridge in Fig.3.37 can easily handle this low dVdc and this causes only a small ripple in the
dt
reference voltage signal (M<l) and in the supply currents.
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Fig.5.l. DC-Link voltage and supply currents for conventional drive with 5000flF de-link capacitor
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Fig.5.2 (a) FFT analysis of supply phase-B current for conventional drive with 5000flF de-link capacitor
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Fig.S.2 (d). Testing of MatLab THD block measurement for phase-B current for
conventional drive with SOOO~ de-link capacitor
From Fig.5.1 it can be seen that for such a high value (5000flF) of de-link capacitor the
amount of voltage ripple in de-link is very low (approximately O.05V). The result for the
phase current and its frequency spectrum shown, in Fig.5.2(a) is simulated with the phase
inductance (Ls=0.44 mH) calculated: in Chapter 3 giving a THD of 11.56%. The 12 kHz
switching frequency ripple can be seen in Fig.5.2 (a). A quick test of MatLab FFT analysis
tool is done as shown in Fig.5.2 (b) and Fig.5.2(c) for 12 kHz carrier signal and ~OOHzsignal .
to confirm its validity. The THD was also measured using MatLab Simulink library as shown
in Fig.5.2(d) and it confirms the THD results ofFig.5.2(a) using FFT tool.
Fig.S.3. DC-Link voltage and supply currents for conventional drive with lOO~ de-link capacitor
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If the de-link capacitor's value is reduced with the same parameter settings in the rectifier
controller, the voltage ripple dVdc can be expected to increase and hence the harmonic content
dt
of the generated rectifier reference modulation voltage will also rise. This would eventually
result in the rectifier switching going into the over-modulation (M> 1) region. Due to the over-
modulation of the drive, the switching "on" times increases and so do the rectifier volt-
amperes. Keeping the same line inductances in the drive, from the simulation results of
Fig.5.3 and Fig.5.4 it is clear that despite reducing the de-link capacitor size by 98% the
maximum supply current ripple content is increased by only about 50% with stable drive
operation. So it can be argued that the reduction of de-link capacitor has a relatively small
effect on the supply current harmonics.
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Fig.5A. FFT analysis of supply phase-B current for conventional drive with lOOf,lFde-link capacitor
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If the de-link capacitor value is reduced further there comes a point when the drive falls out of
stability. The stability criteria for a three-phase fully controlled rectifier can be inferred from
[98J and [99}. According to [98J a relation is suggested between the various drive parameters
as:
(5.4)
. < Kp'~
ls(rms) - 2RK + L K.
p • s. 1
(5.5)
Where
Supp ly current (nns) i J( I'MJ Supply line phase resistance R
Supp ly Voltage(rms) V, Supply line phase inductance LJ
DC-link loop prop0rt:ional gain K7I DC-link voltage Vd~
DC-link loop integral gain DC-link capacitor
~s; C
This relation is helpful to calculate the de-link loop gain values of the rectifier controller to
ensure the stability of the drive. According to eq.(5.4) and with a 100 flF de-link capacitor, the
approximate proportional gain value can be calculated for stable drive operation as:
100xl0-6 x460
K <------------~
p - 3xl1.95x0.44xl0-3
So
It is clear from the relation (5.4) that this is directly affected by the size of the de-link
capacitor. According to eq.(5.4) every attempt should be made to use the smallest possible
value of K p to achieve stability with the smallest possible value of the de-link capacitor. The
results presented in Fig.5 .1-5.4 were simulated with K p = 2.1 which still satisfies the stability
criteria but it cannot be reduced further because that is the minimum value required to
maintain a near 460V de-link voltage.
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Now again eq.(5.4) can be used for Kp = 2.1 (say for~Vdc =6V) to calculate the approximate
minimum de-link capacitor as:
3 x 11.95 x 2.1 x 0.44 x 10-3
C~ =71J1F
(460+ 6)
c~71J1F
So according to the stability calculations above for K p = 2.1 the drive would become unstable
for de-link capacitor values below approximately 71 ~.
Fig.5.5 DC-Link voltage and supply currents with 71 flF de-link capacitor, Ls=0.44mH.
With a marginally sufficient value of the de-link capacitor the drive still manages to remain
stable with unity power factor at the rectifier side and vector control at the inverter side. As
shown in Fig.5.5, the de-link voltage and the supply current ripple with 71~F in de-link are
significantly more in comparison to the results obtained with 5000~F. Note that there is little
change in the power supplied by the de-link to the inverter (Pdc is unchanged apart from some
small disturbances) for the same load at rated speed.
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Below C=71l!F, the voltage ripple (dVdC ) gradually mcreases and no longer satisfies the
dt
specified voltage ripple criteria of~Vdc = 6V. Until the drive has insufficient capacitance
between rectifier and inverter units, it maintains an appropriate power flow in and out of the
de-link capacitor. Therefore ideally for a complete switching cycle the average power flow
through the de-link capacitor equates to zero. At very low capacitor values such as SOl!F,the
reference signal and current harmonics are so high that the rectifier and inverter controller can
no longer maintain the stability of the drive. Below 71l!F for the same rectifier controller and
drive parameters, the de-link becomes unstable and with it the whole drive as shown in Fig.S.6
for the case of a SOl!Fcapacitor.
Fig.5.6 DC-Link voltage and supply currents with 50 IlF de-link capacitor
The simulation results above indicate that for a three-phase PMSM drive running at rated
speed and supplying rated load torque, the acceptable de-link capacitor value heavily depends
on the rectifier control. It is very important to note here that the analysis presented before to
calculate the minimum de-link capacitor value is by no means sufficient in practice because it
does not include the effect of the strict supply quality standards specified for a particular
application. In the case presented here the aircraft power supply specification standards are
considered in the following sections to detennine the minimum de-link capacitor value.
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As discussed in Chapter.3 for fault current limitations the supply filter inductor voltage drop is
kept near to 0.1p.u which might not be large enough to satisfy the aircraft supply
specifications. From eq.5.4 it is clear that the de-link capacitor value heavily depends on the
supply phase inductance (Ls). To understand the effect of supply inductance on the de-link
capacitor size, consider the case of a lower input inductor in the supply phases. This drive
would have a higher supply current harmonic content (THD) and this would force the rectifier
controller PWM to go into the over-modulation region (M>1) thus fUlther increasing the
switching "on" times. Increased switching "on" times increases the volt-ampere rating of
the rectifier. But on the other hand a reduction in the supply inductance causes the inductive
power component Prr to go down. This means that for a reduced supply inductance, the de-
link voltage ripple is comparatively reduced and this might allow a reduction in capacitor size
at the cost of higher supply current harmonics, The simulation results for this case are shown
in Fig.5.6 which can be compared to Fig.5.5 for the same value of capacitor in the de-link,
Fig.5.7 DC-Link voltage and supply currents with C=70 ~ and Ls= O.lmH
The impact of reducing the supply side inductance is that far higher currents follow a
short circuit in the input converter. The supply inductance is not in the scope of this study and
hence it will' not be considered as an option for reducing the de-link capacitance, but a
minimum supply inductance value is determined later in this chapter to satisfy aircraft supply
standards.
Chapter 5 DC-Link Analysis - 152 -
5.3 Effect of a Filter Choke in the DC-Link
In section 5.2 the effect of supply inductance on the stability and control of the three-phase
PMSM drive was discussed. A possible alternative to line-side inductors can be the
introduction of a de-link choke to improve the input current waveform and reduce de-link
voltage ripple. The choke is placed after the rectifier and before de-link capacitor and it
performs in a very similar way to the supply-side inductance. It is less expensive and smaller
than three phase line side inductors [83].
Pree--. Pdc--'
L· .
~
c~iPdo--
Fig.5.8. DC-Link with choke
The added inductance limits the rate of change of the line current (di/dt) into the capacitor and
this results in lower peak currents. A de-link choke can reduce the current distortion typically
by 40% to 60% however this may not have a quantifiable impact on the measured voltage
distortion. To examine the effect of increasing the value of the choke inductor a set of
simulations have been calTied out. As can be seen from Fig.5.9 even if the choke inductor
value is increased by roughly 25 times, the power factor is barely improved but the de-link
currents are maintained within increasingly strict limits.
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Fig.5.9. Effect of DC-Link choke on power factor
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The effect of an increased choke can be seen on the supply currents in Fig.5.10 and on the
rectifier output currents in Fig.5 .11. There is significant reduction (about 40%) in peak supply
and rectifier currents.
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Fig.5.10. Effect of de-link choke on supply currents
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Fig.5.ll. Effect of de-link choke on rectifier output currents
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Fig.5.12. Effect of de-link choke on de-link capacitor current
As can be seen in Fig.5.12, increasing the value of the choke means that the average current in
the de-link capacitor is reduced by roughly 10%. Although an increase in choke size can offer
a reduction in peak rectifier output current and de-link capacitor average current, it may not
have a quantifiable impact on the voltage distortion therefore it cannot be considered as an aid
to reduce the de-link capacitor's size.
As is now evident from the simulation results, the maximum power handling capacity (and
thus peak currents) of the de-link does not decide the required minimum capacitor value in the
de-link instead it is the difference between the power demanded and supplied fromlto the de-
link that decides the size of the capacitor. Now if the power demands to the inverter can be
instantaneously fulfilled by the rectifier, the de-link capacitor would carry less current and this
would open up the possibility to use a high reliability small size capacitor in the de-link. To
match the power demand and supply around the de-link, a demand estimation of the inverter
current and a. supply estimation of the rectifier current is required. These current estimations
can be used to compute the difference in supply and demand power in real time. Once the
difference between supply and demand power is known it can be used to modify the rectifier
de-link voltage control so as to null the difference between supply and demand. This power
estimation requires a detailed understanding of the switching pattern of both the rectifier and
inverter bridges.
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5.4 DC-Link Capacitor Reduction Using Switching Estimation
As discussed in Chapter 4, to match the power demands of both sides of the de-link a
modification of the rectifier control is suggested as in Fig.5.13 and this is seen as the main
contribution of this research work. A switching estimation logic for the rectifier predicts the
rectifier output currents and a separate switching estimation logic estimates the de-link output
currents. These currents are used to compute the real time de-link capacitor currents. A
compensation de-link voltage control signal is computed from the knowledge of the de-link
power and the capacitor current. This control scheme should make it possible to match the
input and output power demands of the de-link and thus reduce the de-link capacitor's size.
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Fig.S.13 Control method to reduce de-link capacitor
The switching state determination logic for the rectifier needs the input signals from the de-
link controller reference signal, the supply currents and the carrier wave. Similarly the inverter
switch estimation logic needs inputs from the reference signal from the vector controller, the
motor output currents and the carrier signal information. The method to estimate the switch
commutation pattern and durations is explained here for a standard carrier wave PWM
method, but the same method can easily be modified for a space vector modulation or other
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modulation methods. Although the proposed method here looks similar to other power
balancing schemes discussed in Chapter 2.3, unlike them the proposed method uses switch
logic estimation for both converters and can responds to both load and supply changes.
Consider a PWM rectifier bridge and an instance of pulse generation by the PWM controller
for the bridge as shown in Fig.5.14. Assuming the incoming currents to the rectifier from the
supply are considered positive, it is very easy to establish here that for phase R the positive
currents can only be circulated by either Dl or by IG4 and negative i, can only be circulated
by either IGI or D4. Similarly for phase Y, the positive currents would go through IG6 or D3
and negative iy via IG3 or D6. For phase B, the positive currents can only go through IG2 or
ireet ide
lr--___'l--'-I --'--1--'--1 -~1 ~"r-
L ~D1 ~IG1 ~D3 ~IG3 ~D5 ~IG5. j
vr~-_--fEr
W L-~iY~__ ~ __ -----~EY
L-~ib+- +- _'------ -4Eb
D5 and negative ib would follow either IG5 or D2.
-+Ps
Vb
Fig.5.l4 PWM Rectifier Bridge
-+
Preet
For a known profile of reference voltage and carrier information, the duty cycle for the IGBTs
or diodes can easily be calculated using equations (5.6) and (5.7). However the problem that
must be solved to predict the switch pattern is to establish which switching devices are
carrying the currents at the particular instant considered.
D = _V_re::_.f_Ct_) V_cm_i_n
Vc max _ Vc min
(5.6)
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Here
(5.7)
The frequency of the three-phase reference signal and the size and frequency of the carrier
wave are known, in this case 50Hz signal, Vc = ±10V , and 12 kHz respectively. It may be
helpful in understanding the logic of predicting the pulse pattern for the rectifier bridge using
an example: what is the exact status of all the rectifier switching devices at the instant of
t=0.265 sec. At t=0.265 sec. the number of cycle completed by phase R's reference signal is:
V 0.265Number of cycle refCR) = -_= 13.25
. 1/50
At t=0.265 sec. the number of cycles completed by the carrier wave signal is
V 0.265Number of cycle c = - 3180
1112000
The 13.25 cycles of the phase R reference signal corresponds to 13 complete cycles and one
fourth of a cycle. This gives information about the exact electrical angle (900 in this case).
The reference signal expression from the equation for phase R (eq. 3.43) is:
, 5.7xJr
VR.r=7.l.Sin(OJef- )180
And the rectifier phase R supply current is:
. . 5.7xJr
i, = 14.6.Sm(OJ/ - )
180
The instantaneous values of the reference signal and the phase R current can be calculated for
t=0.265 or OJet= 900 as:-
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, . 7r 5.7x7r
V R.r = 7.1 x Sm(- - ) =7.0681 V
2 180
and i = 14.6.Sin(7r _ 5.7 x 7r) = 14.5344 V
r 2 180
This shows that at t=0.256 the current in phase R is positive so either IG4 or Dl could be
carrying it. The duty cycle of the switches conducting at t=0.256 can be calculated by using
eq. (5.6) and (5.7) as:
D
7.0681- (-10)= = 0.853
10-(-10)
so
r; TofJ
D = TofJ + Ton = 1112000 = 0.853
so
and Ton = T - TofJ = 1.213 x 10-5 sec
Thus at t=0.265 either IG4 or Dl is carrying a phase R current of value 14.5A. To ascertain
the exact switch status the carrier wave status at t=0.265 needs to be known. At this time the
carrier wave has done 3180 cycles and because at this instant V'R.r is higher than Vc that
means there will be a gate signal to IG4 and it should be conducting.
The simulation of the pulse pattern estimation for phase R at t=0.256 is shown in Fig.5.15.
The pulse pattern of the upper leg of the rectifier is opposite to that of the lower leg so that
gives further information about two more switches in the rectifier bridge at that instant of
switching. Similar calculations and logical analysis can be done for all three phases of the
rectifier bridge for all of the switching instances to estimate the switching pattern.
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Fig.5.IS PWM rectifier switching time estimation
The analysis above requires logical selection between the devices which depends upon the
direction of the current and the instantaneous values of the carrier and reference 'signals. This
logical selection is simulated in Fig.5.16.
IG11--------.!
IG41----.------r--.!
IG3f---t---h
IG6f---t--+-t---,
IG51----+---I
I---~Tr IG21----+---f=f="1"'l
PWM Pulse Generation
if 1 then ir is positive (11or 04)
if 0 then ir is negative (14or 01)
if-1 then iy is positive ( 13or 06)
if 0 then iy is negative (16or 03)
if 1 then ib is positive (15or 02)
if 0 then ib is negative (12or 05)
Fig.S.16 Simulation for Logical selection for PWM switch estimation
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Fig.S.16 gives the instantaneous binary status of all the devices in the rectifier bridge as shown
in the simulation results ofFig.S.l7 for 101.
A. IGli 1
11
IGBT.l Inverter
Current (Amp)
Online Predicted
Switching5
1 13 .,
xli, Sec.
'! 11 12
Fig.5.17 Simulation result for PWM rectifier switching estimation for IG I.
The various instantaneous voltages, currents and power can be predicted in real time from the
switching information as:-
From Fig.S.l4 it can be written that: - (S.8)
where the three rectifier input terminal voltages (E) can be computed from the knowledge of
the switching states [84}:-
E, = {2Sr-(Sy+Sb)}. Vdc/3
Ey= {2Sy-(Sr+Sb)}. Vd)3
e,= {2Sb-(Sr+Sy)}. Vdc/3
Here the switching logic states Sr, Sy and Sb are separately obtained from the rectifier bridge
with directions as shown in Fig.S.18. For example if in phase "R" the current measured is
negative that means the first leg of the bridge switch is connected to logic" 1" and so on.
For the instances where there is a dead time in the PWM pattern, the calculated duty cycle of
that dead time by switch estimation logic would be equals to zero and thus negligible effect on
the pulse estimation ofFig.S.17.
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Fig.5.18 Terminal Voltage Switch Logic
With known profiles of the supply and terminal voltages, di can be calculated from eq. (5.8).
dt
The rectifier output current lrecl which is a function of three phase supply current can be
written as:-
(5.9)
Repeating the above computation for the inverter the de-link current as a function of motor
currents can also be estimated as:-
'; = [Sri. ior + Syi. ioy + Sbi. lob] (5.10)
Here the switching logic states Sri, Syi and Sbi are for the inverter bridge and 10 are the
motor output currents.
The de-link capacitor currents can be calculated as:-
. . . C dVdc
Ie = lreef =!» = .--
dt (5.11)
Fig.5.19 shows the switch estimation simulation closely predicts the rectifier currents «:)
and the de-link output current (ldc ) in real time.
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Fig.5.19 Current prediction simulation using switching states
Now that the de-link currents have been estimated, the rectifier controller can be modified
(Fig.5.13) with a compensation term that would be a direct function of the estimated capacitor
current and the de-link input and output power.
The power input to the rectifier is:
(5.12)
So using eq. (5.12) and the estimated current of eq. (5.10) a compensation factor (C.F) can be
calculated for the rectifier controller as:
C.F= (5.13)
Chapter 5 DC-Link Analysis - 163 -
This compensation term is added to the de-link voltage control loop and the modified
controller is shown in Fig.5.20.
cos sin
Vryb
Vref
transform
dq to ryb
qf-----'
Transform
dq(s)-ryb
Fig.5.20 Modified rectifier UPF controller with compensation factor
~
Using the modified rectifier controller with only 20~Fin the proposed three-phase PMSM
drive, stability was successfully maintained while supplying full load at rated speed. The
results shown in Fig.5.5 (for 71~F) can be compared with the results with the proposed
modified rectified controller in Fig.5.21 with 20~F.
Fig.5.21 Vdc and supply currents simulation for modified rectifier controller with C=20~F
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It can be inferred from Fig.5.21 that although the de-link voltage ripple is much higher
(approximately 15Vmax) the compensated rectifier controller helps the drive to retain stability
at much lower de-link capacitor values compared to a conventional rectifier controller drive.
As discussed before it is important to note here that, in practice this low value of de-link
capacitor might not be sufficient to satisfy aircraft supply quality standards and at this point it
should not be considered as a minimum de-link capacitor value for the proposed aircraft
actuator drive. The power factor and THD performance comparison of the conventional and
proposed drives is shown in Fig.5.22 with same supply line inductance value. The THD and
PF blocks inbuilt within the Simulink library are used; the supply current wave is selected
after initial transients to avoid errors in measurements. It can be inferred from Fig.5.22 that
despite a smailer de-link capacitor value, the proposed drive controller offers better THD
performance than the drive with a conventional controller. The power factor performance of
proposed controller drive is barely deteriorated.
Fig.5.22 Power factor and THD performance comparison of
proposed drive with 20JlF and conventional drive with 71JlF.
The de-link performance comparison of proposed drive with 20l-lF and conventional drive
with 711-lFis shown in Fig.5.23.
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Fig.5.23 DC-Link current result comparison of proposed rectifier controller
with C=20f.lF and conventional drive with 71f.lF.
Comparing the various current components and the de-link voltage between a conventional
controller with 71 f.lF and the proposed controller with 20f.lF as shown it is clear that the
performance is rather· similar despite a very small capacitor in the de-link for the proposed
controller.
The drive output performance of the proposed drive with the 20llF de-link capacitor is shown
in Fig.5.24 and as may be seen the output performance is as required and rather the same as a
conventional controller would produce with far more capacitance.
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Fig.5.24 Drive output performance simulation results from modified drive with C=20I-lF
The analysis performed above to establish the minimum de-link capacitor value before the
drive becomes unstable for a conventional drive was done using eq. (5.4). In case of the
proposed converter because the de-link power is estimated in real time and compensated via
the modified controller eq. (5.4) no longer applies and theoretically the drive should be able to
remain stable even with a miniature de-link capacitor. The results shown in Fig.S.2S and
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Fig.5.26 are simulated with just 2 IlF de-link capacitance usmg the proposed rectifier
controller.
Fig.5.25 Simulated results of proposed rectifier controller drive with c=2;iF
Fig.5.26 Drive output performance simulation results from modified drive with C=2IlF
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It can be inferred from the Fig.5.25 and 5.26 that the proposed de-link compensator allows
the drive to remain stable despite very low capacitance in the de-link. It is however clear that
whilst stability is achieved the cost of very low capacitance is very high de-link voltage ripple
(lOOV) and a reduced de-link voltage.
It is interesting to note from Fig.5.26 that despite a very small capacitor (2 ~F) in the de-link,
the drive output performance is not very much affected by its size, which proves that apart
from the actual load, the size of the de-link capacitor is mainly affected by the front end
design.
5.5 Supply Quality and the Effects of Unbalance
5.5.1 Supply Quality Requirements
The discussion so far considered a perfectly balanced input voltage for the rectifier input.
Various minimum de-link capacitor values were considered and results presented for the
conventional and proposed drive. It has been shown above that with a perfect supply voltage
and a small supply line inductance; a very small de-link capacitor value can be used with the
proposed rectifier controller. The above analysis does not include however the strict aircraft
current and voltage quality specifications (in respect of harmonics) which might heavily affect
the size of the de-link capacitor. Also the available supply departs from ideal in practice and
this also might affect the size of the de-link capacitor. This section analyzes the effect of
supply unbalance on de-link capacitor size and a minimum de-link capacitor size limit for the
proposed actuator drive is established that satisfies aircraft power quality standards.
Any difference in the voltage magnitudes and/or or phase difference of 120 degree can give
rise to an unbalance supply. This unbalance can develop because of one or more causes listed
below:-
• Unbalanced supply line impedances.
• Unequal distribution of single-phase loads.
• Unbalanced three-phase loads.
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The effect of unbalance is very obvious in the case of three-phase diode rectifier front end
drives, where the line current waveform can change its pulse pattern from double pulse to
single pulse per half cycle. This leads to various problem associated with triple harmonics in
diode rectifiers. In any system an unbalanced supply can result in tripping of the drive system
due to excessive AC line currents in some phases and sudden voltage stress on converter
devices and the de-link, A small unbalance in the phase voltages has potential to cause a
disproportionately larger unbalance in the phase currents [91J [95].
The voltage unbalance IS defined by the National Electrical Manufacturers Association
(NEMA) as:-
0/ Ubi - Maximum Deviation from Average 100
10 n a ance - x .
Average of Three Phase - to - Phase Voltages
To compensate the effect of unbalance supply in specific applications, a common trend in the
power industry is to use fully switched front end rectifiers. As discussed from Chapter 3
onwards, the use of a PWM rectifier front end also offers various other advantages including
smaller de-link components. In the presence of an unbalanced supply the advantages
associated with a PWM rectifier cannot be fully exploited. Moreover the use of PWM
rectifiers with an unbalanced supply causes increased current distortion, generation of 100 Hz
ripple in the de-link and an increase in the reactive power[96J [94]. It has also been shown in
[94J-[95J that the unbalanced input supply results in the appearance of even harmonics in the
de input and odd harmonics in the ac input currents. These effects are very much evident in
the experimental results presented in Chapter 4.
According. to the aircraft power standard MIL-STD-704F [97J and [96J the maximum
allowable voltage unbalance for the 400Hz AC supply cannot exceed 3% R.M.S. The supply
current harmonic current has to be under 5% and the DC voltage ripple cannot exceed 6V (for
a 270V system). The simulation results of the FFT analysis of the supply current presented in
Fig.5.22 were made assuming Ls=0.44mH and thus a 0.1 p.u. voltage drop in it.
From previous analysis the performance of the conventional and proposed drives can be
compared against MIL-STD-704F [97J standards as:-
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Table-3
Minimum MIL-STD-704F Conventional Drive with Proposed Drive with
Requirement C=71 IlF offers- C=20 IlF offers-
5% supply current THD 18% THD 4.58%THD
6V de-link voltage ripple 5.5Vmax 15Vmax
So it is clear that both (conventional and proposed drive) can operated with given parameters
in the Table-3 without considering the limitations of MIL-STD-704F [97]. In terms of the
supply current THD performance, a conventional drive would require bigger supply line
inductance filters. On the other hand with C=20 IlF the proposed controller can live with a
0.44mH supply inductance but would require a bigger de-link capacitance to achieve the 6V
de-link voltage ripple limit.
To satisfy MIL-STD-704F Requirements [97], it can be verified from simulation that the
conventional drive would now require a minimum line phase inductance of 1.85mH to achieve
less than 5% THD in the supply phase currents. On the other hand increasing LS would cause
di
an increase in L, dt and as per eq.(5.4) would require adjusting the values of the de-link
capacitor and the de-link controller gain K p • The minimum value of K p to achieve 460V de-
link voltage is now reduced to K p =1.5 and the drive requires an even higher de-link
capacitance (170 pF) to keep the drive in stable operation.. The FFT analysis of phase-B
line current for Ls=1.85mH for the conventional drive controller is shown in Fig.5.27.
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Fig.5.27 FFT analysis ofphase-B currents with Ls=1.85mH and C=170 j1F for conventional drive
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It is clear form Fig.5.28 that with Ls=1.85mH and C=170 j1F , the de-link ripple is below 6V
and now satisfies the MIL-STD-704F standards [97]. Below C=170 j1F the drive would not
be able to satisfy MIL-STD-704F standards [97] and THD would increase beyond 5%. For
C=140 j1F the conventional controller drive would become completely unstable as shown in
Fig.5.29.
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Fig.5.28 DC-Link voltage and supply current simulation results
for Ls= 1.85mH and C= 170 J.1F' for conventional drive
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Fig.5.29 Unstable operation of conventional controller drive for Ls=1.85mH and C=140 J.1F'
On the other hand because the proposed controller is no longer exactly controlled by eq.(5.4)
to provide de-link compensation, it requires 1.5mH supply phase inductance and only a
slightly bigger de-link capacitor to satisfy the 6V de-link ripple specification of MIL-STD-
704F standards [97]. From simulation it can be established that for the proposed converter the
minimum de-link capacitor required to achieve L\ Vdc = 6V is 45 J.1F' .
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The phase-B supply current FFT analysis confirms that for the proposed converter drive with
Ls=1.5mH and C=45IlF, the line current THD is less than 5%.
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Fig.5.30FFT analysis of phase-B currents with Ls=1.5mH and C=45 j.iF for proposed drive
The simulation results of Fig.5.31 for proposed drive controller confirms that for
C=45 j.iF the de-link voltage ripple is below 6V and now complies with MIL-STD-704F
standards [97].
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Fig.5.31 DC-Link voltage and supply current simulation results
for Ls=1.5mH and C=45 j.iF for proposed drive
5.5.2 Effect of Supply Unbalance
From the above discussion about complying with supply quality requirements, it is now
known that the minimum de-link capacitance is more than the values anticipated in section
5.2. Similar analysis is needed to understand how the unbalance conditions stretches the filter
component values in conventional as well as in the proposed drive. Therefore it is very
important to evaluate the unbalance supply input condition performance of the proposed
actuator drive with switch estimation based rectifier control of Fig.5.20. To verify the drive
performance, the simulations were carried out for two different unbalanced conditions.
1. Unbalance in one input phase voltage condition.
2. Single line-ground fault condition.
1. Unbalance in one input phase voltage condition: This condition is deliberately
chosen as this is the most common type of unbalance found in the supply system. As
previously mentioned the aircraft standard MIL-STD-704F [97] and [96] requires the
voltage unbalance to be less than 3% in one of the motor phases. The system parameters
selected for this supply unbalance in phase-B is shown below.
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Parameter Value
Supply Vol tage VR 163.37 sin(at)V
Supply Voltage VY 163.37 sin( at -120")V
Supply Voltage VB 158.47 sill(ut - 240~V
de-link voltage Vdc 460 V
Supply phase inductnace 1.85mH (conventional drive)
O.44mH (proposed drive)
For 3% unbalance in phase-B, the simulation results are shown in Fig.5.32 (a) and Fig.5.32(b)
for de-link voltage, supply voltages and currents with the conventional and the proposed
rectifier control methods. Both the results below correspond to the case when the actuator
motor is supplying 3.4Nm torque at 10000 rpm (maximum torque and power) to the actuator
load while maintaining vector control at the output and UPF control at the input side of the de-
link. It is noted that for such low value of supply unbalance (3%) there is insignificant effect
on the drive performance and the supply current's "quality. A very slight reduction in de-link
voltage is observed for both methods as expected as a result of the 3% voltage Hunbalance.Or
to put it more plainly 3% imbalance does not form any form of limit for either control method
in this case.
Fig.5.32(a) Simulated results of conventional rectifier controller drive
with 3 % of one phase balance for Ls= 1.85mB, C= 170 j.JF
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Fig.5.32(b) Simulated results of proposed rectifier controller drive
with 3 % of one phase balance for Ls=1.5mH, C=45 jJF
2. Single line-to-ground fault condition: This condition is not as frequent a):';compared to
the previous case but simulation of such a condition can give some clear indication of the
effects of the size of de-link capacitor on extremes of voltage unbalance. The survival of drive
stability in this kind of fault heavily depends on the inertia of the drive; a higher inertia of the
drive allows the drive to remain stable during short supply interruptions. In extreme cases
where the supply interruption is longer the actuator can freeze without any catastrophic effects
(because the power-off brakes can be implemented to avoid run-away conditions for the
flaps). In this case the drive inertia is considered as a fixed physical attribute, and so it will not
be considered as a de-link size affecting parameter but clearly the findings as to such issues as
.maximum fault duration before loss of stability will need to be reconsidered in the light of the
inertia pre~ent in the actual drive system.
Previously it has been demonstrated that the conventional and proposed drives that comply
with aircraft standards have critical de-link capacitor values of 170 jJF and 45 jJF
respectively before they become unstable. In this section the proposed drive is subjected to a
phase-B line to ground fault outage and unequal phase. The phase-B line inductance is set to
20% higher than the phase-R and phase-Y values. The proposed drive's fault ride through
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capability is then "tested" by simulation. The system parameters selected for this condition are
shown below.
Parameter Value
Supply phase resistance Rs (r,y,b) 1.5mH, 1.5mH, 1.8mH
Supply Vol tage VR 163.37 sin(cvet)V
Supply Vol tage VY 163.37 sin(cvet-120")V
Supply Vol tage VB OV
de-link voltage Vdc 460 V
As discussed before although during temporary phase out conditions enough load inertia may
keep the drive stable, the simulation carried out here is to see for how long the drive can
survive with an unlimited single line-ground fault. The simulation for the proposed drive is
presented in Fig.5.33 with C= 45 JlF' where the phase outage is introduced at t=3ms and kept
until the drive loses control.
Fig.5.33 Simulated results of proposed drive de-link voltage and supply voltage, current for
unlimited single line-ground fault in phase-B, C=45 JlF' ,phase-b Ls= 1.8mB.
It can be seen from the simulation results of drive output of Fig.5.34 that after the short
circuit of phase B at t=3ms, Vb is of course zero, ib becomes an induced current and the de-
link voltage starts to vary. The drive loses control after 2ms at around t=5ms.
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The motor output continues almost normally until after the drives goes unstable at around
5msec as can be seen from Fig. 5.34. The supply input power P;11 and de-link power
Pdc variation for this unlimited single line-ground fault condition are shown in Fig.5.35 .
. - .· .· .· .· .· .. ..... : :. ; : ~ ", : , . .:.
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Fig.5.34 Simulated motor output results of proposed drive for unlimited
single line-ground fault in phase-B, C=45 ;..1F ,phase-b Ls=1.8mH.
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Fig.5.35 Simulated input power and de-link power results of proposed drive current for
unlimited single line-ground fault in phase-B, C=45 ;iF ,phase-b Ls= 1.8mH.
To better understand this case of an unlimited fault condition, a similar simulation is
performed for the proposed drive but this time with a 100;iF de-link capacitor. The
simulation results for this condition are presented in Fig.5.36. and Fig.5.37. It is clear that for
100;iF de-link capacitor, after introducing the phase-B short at t=3ms althou~h the de-link
voltage drops significantly, the drive can still maintain stable operation until about t=7ms.
Fig.5.36 Simulated results of proposed drive de-link voltage, supply voltage and current
For unlimited single line-ground fault in phase-B, c=loo;iF ,phase-b Ls=1.8mH.
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Fig.S.37 Simulated input power and de-link power results of proposed drive cunent for
unlimited single line-ground fault in phase-B, C=100 j.lF' ,phase-b Ls=1.8mH.
From the above discussion it is now clear that a higher value of de-link capacitor helps
improve the drive's fault ride through capability. Now to further test the proposed drive
controller the fault on phase-B is cleared at t=7ms (for the 100 J..lFcase) and the drive should
be able to regain full control without significantly affecting the output performance.
It has already been established in Chapter.3 equation (3.39) that the maximum input supply
power at any instant to rectifier in the unity power factor condition (ignoring device losses) is
given as:-
P;n(max) = 3 .vs(peak) .Is(peak) = 3596W
From Fig.5.35 and Fig.5.37 is it clear that because of THD in the supply currents and device
losses, this maximum input power is somewhat higher than the calculated value from
eq.(3.39). From Chapter.3 it has also been shown that the approximate de-link maximum
power can be calculated considering MIL-STD-704F [97] with specified de-link ripple of 6V
as:-
Pdc(max) = .vdC(max).Idc(max) = 463 x 12.42 = 5750W
Again considering the THD in the load currents, the load de-link maximum power IS
somewhat higher than the calculated value above.
Now it is worth noting that from Fig.5.35 and Fig.5.37 that, in case of a low load inertia and
the absence of power-off brakes, the time duration for which the drive can survive the single
line-ground fault depends on the time that the maximum instantaneous de-link power remains
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higher than the input supply power. For example in Fig.5.37 after the single line-ground fault
is applied at t=3ms the input power consists of just two phases and fluctuates heavily and the
peak de-link power starts to decrease gradually. At t=7ms the peak de-link power
Pdc(peak) falls below the instantaneous maximum input power P;11(peak) and this causes the load
side of the drive to fall out of control and eventually the whole drive becomes unstable. So the
instant when the peak instantaneous de-link power falls below the peak input supply power,
determine the minimum value of de-link capacitor required to maintain the drive's stability for
that fault duration. So the maximum allowed duration of fault plays an important part in
deciding the de-link capacitor size.
Now having established that the drive has a threshold until which it can survive a single line-
ground fault a check can be made to .see if the drive can regain control if the supply is
reinstated before this threshold. The results presented in Fig.5.38-FigAO are for 100 jiF where
phase-B is reinstated just before t=7ms.
Fig.5.38 Simulated results of proposed drive de-link voltage, supply voltage and line current
with for limited single line-ground fault in phase-B, C=100 jiF ,phase-b Ls=1.8mH.
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Fig.5.39 Simulated motor output results of proposed drive limited single line-ground fault in
phase-B, C=100 J1.F' ,phase-b Ls=1.8mH.
It is clear from Fig.5.38 and Fig.5.39 that after the fault is cleared at t=7ms, the speed drops a
little but after t=7ms the drive just manages to regain vector control on the load side and UPF
control on the rectifier side.
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Fig.5AO Simulated input power and de-link power results of proposed drive current for
limited single line-ground fault in phase-B, C=IOO J.LF' .phase-b Ls=1.8mH.
It is very clear from the above discussion that every attempt should be made to operate with a
reliable supply system with smallest possible unbalance and minimum THD to achieve
smaller de-link capacitor size and hence weight savings. In the case of the flap drive the
control philosophy needs to be that the drive is disabled whilst the fault proceeds (bringing the
power off brakes into action if needed) which will allow the de-link to stay charged in
readiness for fault clearance.
5.6. Conclusions
This chapter provides a detailed understanding of de-link capacitor size dependencies on the
drive parameters. A new switch estimation based rectifier controller is proposed with an aim
to reduce the de-link capacitor value in a de-link drive to allow a more reliable capacitor
technology to be used. The contributions of this chapter are summarized below:-
1) The chapter provides a brief introduction of the need to study various parameters
which might affect the size of the de-link capacitor.
2) To understand the effect of a reduction of the de-link capacitor, simulation results for a
high value of de-link capacitor drive are presented. It is established that reducing the
de-link capacitor causes higher de-link voltage ripple and forces the rectifier towards
overmodu1ation and thus increases the VA rating of the converter. It is also establishes
that significant reduction in de-link capacitor causes only a small affect on supply
current harmonics.
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3) From [98] the relationship between de-link capacitor, supply inductance and de-link
voltage control loop proportional gain (K p) is verified by various simulations. For a
conventional drive controller, with the minimum possible value of K/=2.1) and O.1pu
voltage drop in the supply inductance, the critical value of de-link capacitance (71 JLF')
is established. For a three-phase PMSM drive with a standard rectifier control it has
been shown that below the critical value of the de-link capacitance, the drive becomes
unstable.
4) Reducing the supply line side inductances might allow for a lower de-link capacitance
but is limited by an increase in the size of the fault currents and maximum THD limits.
For this reason this is not considered as a suitable method for de-link capacitor
reduction.
5) The effect of a de-link filter choke has been presented by simulation results but is not
considered an option for capacitor reduction because of the insignificant effect on the
voltage distortion.
6) A rectifier controller modification has been suggested with an aim to reduce the size of
the de-link capacitor with a minimal effect on the drive performance. This requires a
switch estimation mechanism and consequent calculation of a compensation factor to
modify the de-link control loop.
7) A detailed description of the switching estimation method has been given using an
example and simulation results have been presented showing how accurately this
method estimates the switching pattern and duty cycles of the converters switches.
8) Its has been established in this chapter that with the modified rectifier control the
proposed drive can successfully run (at least in simulation with ideal supply voltages)
with' much lower de-link capacitor and yet can offer better THD for the supply
currents. Because the de-link power is compensated in real time, the proposed drive
has been simulated to give a stable performance with just 2 JLF' in the de-link.
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9) The aircraft supply quality standards [97J imply a limit on minimum de-link capacitor
size as well on supply phase inductance. It has been established that to comply with
[97J a conventional drive requires a supply inductance of 1.85mH and a de-link
capacitor of 170 jJF. On the other hand the proposed controller drive would require
supply inductance of 1.5mH and a de-link capacitor of 45 jJF .
10) Performance of the proposed drive under supply unbalanced conditions was simulated
and analyzed. It has been established that a phase voltage unbalance of 3% (as per the
specification) does not significantly affect the proposed drive's performance. It has
also been established that a higher de-link capacitor helps improve the drive's fault
ride through capability. From de-link and input power waveforms it has been
established that when the peak de-link power falls below the instantaneous maximum
input power, the drive becomes unstable. But if the supply phase voltage is reinstated
before the de-link power falls below the ,input power, the proposed drive regains
complete control. This simulation shows that the maximum allowed duration of a fault
plays an important role in deciding the de-link capacitor size.
To improve the system reliability enough to achieve flap actuator drive dispatch
specifications, the proposed drive with the small value de-link capacitor can be realized by a
high reliability film capacitor in a conventional three-phase PMSM drive configuration.
CHAPTER 6
FINAL CONCLUSIONS
6.1 Introduction
This thesis is concerned with control a method that allow a reduction in the size of the
capacitors in de-link three-phase rectifier-inverter drives for aircraft control surface actuation.
The de-link capacitor is one of the most unreliable and bulky components in such systems. A
reduction in size makes more reliable capacitor technology viable and it was from this
standpoint that the objectives of the research were initially set in Chapter 1.
Aircraft control surface actuation using electric -drive technology is still actively being
developed and there is a requirement to fully implement the "More Electric Airc~raft" concept
in commercial aircraft. Electric actuation of aircraft surfaces has many advantages compared
to the conventional hydraulic actuation in commercial passenger aircraft. Flight dispatch
figures are related to economics rather than safety [16]. As the de-link capacitors are the least
reliable component of the drive, it can be argued that the required reliability to meet the flight
dispatch specifications can be achieved using a conventional three-phase de-link converter if
the de-link capacitor can be replaced by a higher reliability smaller de-link capacitor and by
close control of the operating stress on the power devices. This has the potential to be a
smaller, lighter and more efficient solution than the multiphase redundant systems proposed
so far [16].
A first simple point is that the higher the switching frequency the lower is the required size of
the passive components. This makes the choice of a fully controlled rectifier as opposed to a
diode' bridge rather obvious. In addition a fully controlled rectifier offers control flexibility
which has further advantages in respect of minimizing de-link capacitance.
It has been demonstrated in this research that the size of the de-link capacitor is determined by
the difference in the power demanded by the inverter and supplied from the rectifier.
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A study of previous research work in this area suggests that most of the contemporary
methods to reduce de-link size require significant hardware modifications. This research has
shown that power balancing methods seem to offer better solutions towards reducing de-link
filtering components. These methods have so far tended to rely on measuring de-link
quantities, however work on experiments with these methods showed that they are unreliable
when based on de-link measurements and that methods based on a switch estimation method
performed far better. Using this switch estimation method the difference between the powers
on both sides of the de-link is calculated and compensated via a modified rectifier control so
as to allow lower power injection into the de-link capacitor.
The simulationresults have also demonstrated that such a drive can be controlled using either
sine-carrier or space vector switching methods. It was established that the for the purpose of
achieving a smaller de-link capacitor, the symmetric pulse modulation offers comparatively
lower THD and this therefore is the preferred method for the proposed drive. Simulation
results of the above proposed drive confirm that such a proposed drive can be simulated to
satisfy the outputrequirements set in [16J.
6.2 Simulation and Validation
The findings of this thesis rely heavily on simulation. It was clearly necessary to validate the
simulation philosophy and its accuracy. A small scale experimental drive was setup using a
de-link inverter supplying a permanent magnet motor. This system is similar to the proposed
actuator system differing only in the rectifier stage which in the experimental system is a
simple diode rectifier. The motor drives another permanent magnet servo drive which acts as
a dynamometer. Another difference to the real actuator is that the system inertia is much
lower in the experimental system. This tends to make the simulation a little harder as the
faster dynamic response pushes mechanical time constants closer to those of the electrical
system. The experimental drive was simulated using exactly the same principles as the
proposed drive. Special modifications were made to the experimental drive to measure
rectifier output and de-link capacitor currents using miniature current sensors. It is not a
simple matter to measure de-link current because in this area it is vital to avoid extra
inductance which requires very tight packaging of the DC bus. Methods were developed in
the research (as described in Chapter 4) that were successful in producing accurate current
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measurements without seriously affecting the physical layout of the DC bus. On the whole the
measured results compared well with the simulated results. The biggest area of difficulty was
in the variation in de-link current ripple on the supply side caused by unbalance in the input ac
supply. Whilst it is easy to measure the operating phase voltages, it is far from easy to
determine accurately the effective supply impedance particularly because the laboratory
supply's imbalance tends to vary significantly. The drive's inverter gate pulses were also
measured and compared with the simulation's modulation signals. The two modulation results
match closely and along with the current results engender confidence in the drive simulation
philosophy.
6.3 Development and Simulated Testing of the Proposed Drive
As a first step the effect of reducing the de-link capacitor on a conventional drive was
examined. It was established that reducing the de-link capacitance tended to force the rectifier
into ovennodulation which causes increasing switching times with increased V~Arating with
minimum change in de-link power output. It was also established that reduction of the de-link
capacitance has a relatively small effect on supply current harmonics which are instead mostly
controlled by the supply line filters. The effect of supply line inductance, de-link controller
loop gain and de-link capacitor size on drive stability for the conventional drive were
analyzed and it was verified that the stability limits are as suggested using the relations given
in [85]. This analysis helps establish the minimum value of de-link capacitor for a given de-
link control loop gain and supply inductance.
Detail simulation work was carried out to establish de-link dependency on various drive
parameters. From this study (Chapter 5) it became clear that minimizing the power injection
into de-link capacitor allowed the capacitor to be smaller and that this in tum leads to the
requirement to have a detailed, real time, knowledge of switching device status. Based on
switching information, a rectifier controller modification was suggested with an aim to reduce
the size of the de-link capacitor with minimal changes. This uses a switch estimation
mechanism and a calculated compensation factor that is applied to the rectifier control loop
for the de-link voltage. Simulation results for both the conventional and the proposed drive
were presented in Chapter 5. The simulation showed that the proposed drive was able to
operate successfully with only 20 ~F in the de-link and was able to offer lower THD as
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compared to the conventional drive with 71 IlF for the same supply filter inductance values.
There is a penalty for such a small capacitance in the form of increased de-link ripple and
reduced de-link voltage but neither of these effects are enough to prevent the proposed control
arrangement being viable.
In the case of the proposed converter because the de-link power is estimated in real time and
compensated via the modified controller, the relation given in [85] no longer applies and
theoretically the drive should be able to remain stable even with a miniature dc-Iink capacitor.
Simulation results were presented in Chapter 5 for a case with just 2 IlF de-link capacitance
using the proposed rectifier controller with a satisfactory performance.
According to the aircraft power standard MIL-STD-704F [99], the maximum allowable
voltage unbalance for the 400Hz AC supply cannot exceed 3% R.M.S. The supply current
harmonic current has to be under 5% and the DC voltage ripple cannot exceed 6V (for 270V
system): The supply line inductance and de-link capacitor values were selected for the
proposed drive to satisfy the harmonic and ripple requirements and then the performance of
the proposed drive under supply unbalanced conditions was simulated and analyzed. It was
shown that a phase voltage unbalance of 3% (as per the specification) does not significantly
affect the proposed drive's performance.
Fault ride through is clearly an important feature for an aerospace actuator. In the particular
case of actuators for high-lift surfaces, which is the major target of this research, operation
through a system fault is not absolutely paramount because the safety of the system is
guaranteed by power-off brakes which lock the surface in its current position and aircraft are
designed to be able to fly and land with the high lift surface in any position. On takeoff the
high lift surfaces are often essential but they would be moved into position before takeoff so
again locking them in take-off position will not threaten safety. None the less some element of
fault ride through is desirable and simulations described in Chapter 5 showed the natural
relation between the de-link capacitor size and fault ride through capability. Examining the
de-link and input power waveforms established that when the peak de-link power falls below
the instantaneous maximum input power, the drive becomes unstable. However if the supply
phase voltage is reinstated before the de-link power falls below the input power, the proposed
drive regains complete control. This simulation shows that the maximum allowed duration of
a fault plays an important role in deciding the de-link capacitor size.
Chapter 6 Final Conclusions - 190 -
6.4 Final Conclusions and Future Work
The overall objective of the research was to improve the reliability of conventional de-link
converters in order to reach failure rates low enough to eliminate the need for fault tolerant
drives. The critical issue in the system is the lack of reliability of the de-link capacitor.
Reducing its size will allow a change to a much more reliable technology. This research has
shown that much lower de-link capacitors are possible. If a fully switched rectifier stage with
conventional control is pushed to the edge of stability a capacitance of only 711lF film
capacitor is viable. This may be compared to a figure of 950 IlF [16] which would be
commonly used per phase in current practice for the same application.
It has been found that using knowledge of the switching states in the converter allows a
tighter control of the power flow to the de-link capacitor via a compensation term in the
rectifier's controller for the de-link voltage. Simulations suggest that a figure of only 20llF is
viable with the control method proposed in this work. This seems to pr~omise major
improvements to system reliability because such a small value de-link capacitor can be
realized by high reliability film capacitors as discussed in Chapter 2.2.5. With careful control
of the stresses on the rest of the components in the system it may be enough to meet flight
dispatch figures for actuators driven by a more or less conventional three-phase PMSM drive.
This would give major weight, space and cost savings over the proposed fault drive tolerant
system of [16].
A simulation has been developed which has been validated using measured data. It has been
shown that successful measurements can be made of de-link currents using miniature current
sensors. It has only been possible within this research to examine the feasibility of the
proposed system in simulation. The obvious requirement is that the system be proved
experimentally.
If the overall objectives of the research are to be fully achieved it is necessary to reexamine
the reliability of the full converter in the presence of a much higher reliability capacitor. It is
likely that careful control of device stresses will be needed to reach the required reliability
demanded by the commercial pressures of flight dispatch requirements.
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